ON Semiconductor

Is Now

onsem/

To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

NCP1622GEVB

160-W, Wide Mains, PFC Stage Driven by the NCP1622 Evaluation Board User's Manual.

Rev1.0 February 20th 2017

Introduction

 $\overline{}$

Housed in a TSOP6 package, the NCP1622 is designed to drive PFC boost stages in so-called Valley Synchronized Frequency Fold-back (VSFF). In this mode, the circuit classically operates in Critical conduction Mode (CrM) when VCTRL pin voltage exceeds a product version programmable voltage level. When VCTRL pin voltage is below this programmable level, the NCP1622

EVAL BOARD USER'S MANUAL

linearly decays the frequency down to about 20 kHz, when the load current is nearly zero. VSFF maximizes the efficiency throughout the load range. Incorporating protection features for rugged operation, it is furthermore ideal in systems where cost-effectiveness, reliability, low stand-by power and high-efficiency are the key requirements. Extremely slim, the NCP1622 evaluation board is designed to be less than 13 mm high. This low-profile PFC Stage is intended to deliver 160 W under a 390-V output voltage from a wide mains input. This is a PFC boost converter as used in flat TVs, high power LED street light power supplies, and all-in-one computer supplies. The evaluation board embeds the NCP1622 AEA-version which is powered by an external V_{CC} . With the help of an external dc source, apply a V_{CC} voltage that exceeds the NCP1622-AEA start-up level (18.2 V max) to ensure the circuit starts operating. The V_{cc} operating range is from 9.5 V up to 30 V.

Table 1 ELECTRICAL SPECIFICATIONS

Differences between the NCP1622 and NCP1602

The NCP1622 is a spin-off of the NCP1602 and the attached table summarizes all the differences between the two products. The evaluation board of the two products is the same, except for the name printed on it and from the fact that NCP1602 evaluation board has by default the power MOSFET drain voltage used for the ZCD detection as the NCP1622 has by default the auxiliary voltage used for ZCD detection.

Table 2: Differences between the NCP1622 and NCP1602

THE BOARD

Figure 1. NCP1622 slim board (height < 13mm)

Figure 2 – NCP1622 application schematic – Power section

Figure 3 – NCP1622 application schematic: control section (NC means Not Connected)

VSFF Operation

The NCP1622 operates in so called Valley Synchronized Frequency Fold-back (VSFF) where the circuit works in Critical conduction Mode (CrM) when the load current is medium to high (V_{CTRL} pin voltage medium or high). The load current is correlated with the V_{CTRL} pin voltage (se[e Figure 8\)](#page-7-0). $V_{CTRL} = 4.5$ V corresponds to the maximum current capability which in our case is not reached because we limit the application to 160 W and $V_{\text{CTRL}} = 0.5V$ corresponds to zero load current. When VCTRL pin voltage (V_{CTRI}) is lower than a preset level, the switching frequency linearly decays to about 20 kHz. VSFF maximizes the efficiency at both nominal and light loads. In particular, stand-by losses are minimized. When VCTRL pin voltage (V_{CTRL}) exceeds V_{CTRL,DT} voltage (V_{CTRL,DT} = 1.553 V for the AEA option), the circuit operates in CrM (typical CrM waveforms are depicted in [Figure 4\)](#page-5-0). If V_{CTRL} is below $V_{\text{CTRL,DT}}$, the circuit forces a delay (or dead-time) before re-starting a DRV cycle which is proportional to the difference between V_{CTRLDT} reference and V_{CTRL} voltage. This mode is called discontinuous conduction mode (DCM) or Frequency Foldback and the main waveforms are depicted in [Figure 5.](#page-5-1) This delay is maximum when V_{CTRL} reached is 0.5-V minimum value. When the 0.5-V V $_{\text{CTRL}}$ minimum value is reached, the circuit works in a so-called Static OVP mode (for no SKIP mode options like AEA option used on this board), by skipping cycles based on the difference voltage between V_{CTRL} and 0.5-V. This static OVP mode offers a very low output ripple voltage, unlike the classical SKIP mode of other options. The added dead time starts at the end of the boost inductor demagnetization cycle and ends at the on-time start which is synchronized with the boost inductor zero crossing (valley turn on) event.

In all cases, the circuit turns on in a drain-source voltage valley:

- Classical valley turn on in CrM operation
- At the first valley following the completion of the dead-time generated by the VSFF function to reduce the frequency.

One can also note that the switching frequency being less when the load current is low, the frequency is particularly low at light load, high line. On the other hand, CrM operation being more likely to occur at heavy load, low line.

Refer to the data sheet for a detailed explanation of the VSFF operation and of its implementation in the NCP1622 [2].

Figure 4. Typical waveforms in CrM @ V_{mains} = 110 V rms, F_{mains} = 60 Hz, Iload = 400 mA

Figure 5. Typical waveforms in DCM @ V_{mains} = 110 V rms, F_{mains} = 60 Hz, Iload = 50 mA

NCP1622 GEVB - rev1.2 june 2 nd 2017

Figure 6. No-load waveforms for option AEA (skip mode disabled) featuring static OVP @V_{mains}=230 V rms

NCP1622 GEVB - rev1.2 june 2 nd 2017

Figure 7. Startup and stop sequence @ Iload=400 mA; V_{mains}=90 V rms; V_{cc} OFF=>ON=>OFF

$\mathsf{V}_{\mathsf{mains}}$ (Vrms)	ω _{load} = 400 mA	$ @I_{load} =$ 300 mA	ω _{load} = 100 mA	ω _{load} = 50 mA	ω _{load} = 0 _m A
90	3.77	3.01	1.38	0.96	0.490
110	2.55	2.13	1.02	0.75	0.490
230	1.77	1.42	0.79	0.63	0.490
265	1.35	1.10	0.67	0.57	0.490

Figure 8. VCTRL voltage versus Iload & Vmains

POWER FACTOR AND EFFICIENCY

The NCP1622 evaluation board embeds a NTC to limit the in-rush current that takes place when the PFC stage is plugged in. The NTC is placed in series with the boost diode. This location is rather optimum in term of efficiency since it is in the in-rush current path at a place where the rms current is less compared to the input side. However, this component still consumes some power. That is why the efficiency is given with a shorted NTC to approximately improve the power efficiency value by 1 percent.

Figure 9 **.** Evaluation board power efficiency versus output power (NTC is shorted) 100% ouput power corresponds to 160 W

[Figure 9](#page-8-0) displays the efficiency versus load at different line levels. When considering efficiency versus load, we generaly think of the traditional bell-shaped curves:

- At low line, the efficiency peaks somewhere at a medium load and declines at full load as a result of the conduction losses and at light load due to the switching losses.
- At high line, the conduction losses being less critical, efficiency is maximal at or near the maximum load point and decays when the power demand diminishes because the increasing impact of the switching losses.

Curves o[f Figure 9](#page-8-0) meet this behavior in the right-hand side where our demo-board resembles a traditional CrM PFC stage. In the left-hand side, the efficiency normally drops because of the switching losses until an inflection point where it rises up again as a result of the VSFF operation. As previously stated, VSFF makes the switching frequency decay linearly as a function of V_{CTRL} voltage (load current) when it goes below a preset level.

PF and THD performance have been measured using a CHROMA 66202 Digital Power Meter.

[Figure 10](#page-9-0) and [Figure 11](#page-9-1) show that VSFF exhibits very similar PF ratios compared to those obtained with CrM traditional operation. VSFF improves the THD performance at light load. We can see on [Figure 11](#page-9-1) a 5% decrease of THD value when switching from CrM mode to DCM mode. This behavior is due to the fact that in CrM, close to mains voltage zero crossing, there is a zone of zero mains current which leads to a slight mains current distortion (higher THD). When entering DCM, as a dead time is added, the inductor peak current gets higher and the zero mains current region becomes narrower, leading to a 5% decrease of the THD value.

Figure 10. Evaluation board PF versus output power - 100% output power corresponds to 160 W

Figure 11. Evaluation board THD versus output power - 100% output power corresponds to 160 W

PROTECTION OF THE PFC STAGES

The NCP1622 protection features allows to design very rugged PFC stages

Brown-out

Brown out detection is disabled in product option AEA which is used in this Evaluation Board. If brown-is needed, check which option is needed using the product datasheet [2] and use the application note [1] for operating details.

Over−Current Protection (OCP)

The NCP1622 is designed to monitor the current flowing through the power switch. A current sense resistor (R3 of [Figure](#page-3-0) [2\)](#page-3-0) is inserted between the MOSFET source and ground to generate a positive voltage proportional to the MOSFET current (VCSZCD). When VCSZCD exceeds a 500-mV internal reference, the circuit forces the driver low. A 400-ns blanking time prevents the OCP comparator from tripping because of the switching spikes that occur when the MOSFET turns on. In our application, the theoretical maximal inductor current is

$$
I_{ind, \max} = \left(\frac{500 \text{ mV}}{80 \text{ m}\Omega}\right) \approx 6.25 \text{ A}
$$
 (1)

[Figure 12](#page-10-0) shows the inductor current when clamped. The over-current situation was obtained @ V_{mains}= 90 V rms with a 427-mA load. A 20-V VCC power source was applied to the board.

Figure 12. Inductor current showing OCP limitation @ V_{mains} = 90 V rms; F_{mains} = 60 Hz; I_{load} = 427 mA

DYNAMIC PERFORMANCE

The NCP1622 features the **dynamic response enhancer** (DRE) that increases the loop gain by an order of magnitude when the output voltage goes below 95.5% of its nominal level. This function dramatically reduces undershoots in case of an abrupt increase of the load demand. As an example, [Figure 13](#page-11-0) illustrates a load step from 400 mA to 0 mA and 0

mA to 400 mA (2-A/ μ s slope) @ 110 V rms input voltage. One can note that as a result of the DRE function, the control signal (VCTRL) steeply rises multiple times when the FB voltage goes below $0.955*2.5V = 2.487 V$

Figure 13. Load current transient featuring Soft OVP and DRE @ Iload=400mA / zero mA ;Vcc=20V, Vmains=110Vrms

BEHAVIOR UNDER FAILURE SITUATIONS

Elements of the PFC stage can be accidently shorted, badly soldered or damaged as a result of manufacturing incidents, of an excessive operating stress or of other troubles. In particular, adjacent pins of controllers can be shorted, a pin, grounded or badly connected. It is often required that such open/short situations do not cause fire, smoke nor loud noise. The NCP1622 integrates functions that help meet this requirement, for instance, in case of an improper pin connection (including GND) or of a short of the boost or bypass diode.

As an example, we will illustrate here the circuit operation when the PFC bypass diode is shorted. When the PFC stage is plugged in, a large in-rush current takes place that charges the bulk capacitor to the line peak voltage. Traditionally, a bypass diode (D_2) in the application schematic of [Figure 2\)](#page-3-0) is placed between the input and output high-voltage rails to divert this inrush current from the inductor and boost diode. When it is shorted, the bulk voltage being equal to the input voltage, the inductor slightly demagnetizes owing to the boost diode voltage drop. As this voltage is small, the demagnetization can be extremely long. This is generally far insufficient to prevent a cycle-by-cycle cumulative rise of the inductor current and an unsafe heating of the inductor, the MOSFET and the boost diode. As the internal NCP1622 watchdog may kick in during this long demagnetization period, continuous conduction mode (CCM) can occur for a few cycles. The NCP1622 incorporates a second over-current comparator that trips whenever the MOSFET current happens to exceed 150% of its maximum level. Such an event can happen when a) the watchdog restarts a cycle as explained before b) if the current slope is so sharp that the main over-current comparator cannot prevent the current from exceeding this second level as the result of the inductor saturation for instance. In this case, the circuit detects an "overstress" situation and disables the driver for an 800-us delay. This long delay leads to a very low duty-ratio operation to dramatically limit the risk of overheating. [Figure 14](#page-12-0) illustrates the operation while the bypass diode and the NTC are both shorted @ V_{mains}=110 V with a 400-mA load current, the NCP1622 being supplied by a 20-V external power source. When the bypass diode is shorted, the demagnetization of the inductor takes too much time and the 200-us Watchdog

timer helps to start a new on-time, during which the OCP limit is reached. Because the previous demag was not reached and OCP is triggered, a 800-us timer is used before allowing to start a new on-time. This helps limit the current resulting from the shorting of the bypass diode and the very low duty-ratio prevents the application from heating up.

Figure 14. From steady state the bypass diode is shorted @V_{mains}=110V_{rms}, F_{mains}=60Hz, I_{load}=400mA, NTC shorted

Please note that we do not guarantee that the a NCP1622-driven PFC stage necessarily passes all the safety tests and in particular the boost diode short one since the performance can vary with respect to the application or conditions. The reported tests are intended to illustrate the typical behavior of the part in one particular application, highlighting the protections helping pass the safety tests. The reported tests were made at 25 °**C ambient temperature.**

BILL OF MATERIALS (Used by default on the EVB)

Table 3. NCP1622 GEVB Bill of Materials (ZCD detection using Vaux)

REFERENCES

[1] "5 Key Steps to Designing a Compact, High-Efficiency PFC Stage Using The NCP1602", Application noteAND9218/D, http://www.onsemi.com/pub_link/Collateral/AND9218-D.PDF

[2] NCP1622 Data Sheet,<http://www.onsemi.com/xxxxx>

[3] NCP1622 Evaluation Board documents<http://www.onsemi.com/xxxxx>

ANNEX

Schematic & BOM for modifying the evaluation board in order to use the Power MOSFET Drain voltage instead of the Auxiliary voltage for CS/ZCD pin

While this evaluation board uses the auxiliary voltage for ZCD detection, it is also possible to use the power MOSFET drain voltage to do the ZCD detection. It is possible to configure this same evaluation board for using the power MOSFET drain voltage to feed the CS/ZCD pin for ZCD detection .The power section of the schematic does not change and it is only the control schematic which changes. The components on the path between the auxiliary voltage and CS/ZCD pin must be removed and new components placed between the power MOSFET drain voltage (Vdrain) and CS/ZCD pin. The details of this modification are entirely described by the schematic of [Figure 15](#page-15-0) and, the bill of materials of [Table 4.](#page--1-0) Application note AND9218/D [1] gives the design procedure and equations.

Using the schematic using power MOSFET drain voltage has pros and cons.

Figure 15. NCP1622 application Schematic − Control Section for ZCD Detection Using power MOSFET drain voltage (Vdrain)