# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# Power Factor Controller for Compact and Robust Multimode Pre-Converters

# **NCP1655**

The NCP1655 is an innovative multimode power factor controller. The circuit naturally transitions from one operation mode to another depending the switching period duration so that the efficiency is optimized over the line/load range. In very-light-load conditions, the circuit can enter the soft-SKIP mode for minimized losses.

Housed in a SO-9 package, the circuit further incorporates the features necessary for robust and compact PFC stages, with few external components.

# **Multimode Operation**

- Multimode Operation for Optimized Operation over the Line/Load Range:
  - Continuous Conduction Mode (CCM) in Heavy-Load Conditions
  - ◆ Frequency-Clamped Critical Conduction Mode (FCCrM) in Medium- and Light-Load Conditions
  - FCCrM: Critical Conduction Mode (CrM) when the CrM Switching Frequency is Lower than 130 kHz, Discontinuous Conduction Mode (DCM) at 130 kHz Otherwise
  - DCM Frequency Reduction in Light Load Conditions
  - Minimum DCM Frequency Forced above 25 kHz
  - ◆ Valley Turn-On in FCCrM
  - Soft-SKIP Mode in Very Light Load Conditions
- Near-Unity Power Factor in All Modes (Except Soft-SKIP Mode)
- Firm Control of the Switching Frequency between 25 kHz and 130 kHz

#### General Features

- V<sub>S</sub> High-Voltage Line Sensing Pin: Reduced External Components Count and Minimized Leakage Current Compatible to Most Severe Standby Specifications (< 30 μA @ 400 V)</li>
- Internal Compensation of the Regulation Loop
- Fast Line / Load Transient Compensation (Dynamic Response Enhancer)
- Large *V<sub>CC</sub>* Operating Range (9.5 V to 35 V)
- Line Range Detection
- pfcOK Signal For Enabling/Disabling the Downstream Converter
- Jittering for Easing EMI Filtering

#### **Safety Features**

- Soft- and Fast-Overvoltage Protection
- Brown-Out Detection
- 2-Level Over Current Detection
- Bulk Under-Voltage Detection
- Thermal Shutdown




# ON Semiconductor®

www.onsemi.com



SOIC-9 NB CASE 751BP

#### **MARKING DIAGRAM**




NCP1655X = Specific Device Code

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

= Pb-Free Package

## **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 22 of this data sheet.

## **Typical Applications**

- PC Power Supplies
- All Off-Line Appliances Requiring Power Factor Correction

# Table 1.

	CCM Switching Frequency	FCCrM Frequency Clamp
NCP1655ADR2G	65 kHz	130 kHz

# **TYPICAL APPLICATION SCHEMATICS**




Figure 1. Typical Application Schematic

# PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Function	Description
1	FB	Feedback Pin	This pin receives a portion of the PFC output voltage for regulation and the Dynamic Response Enhancer (DRE) function which drastically speeds—up the loop response when the output voltage drops below 95.5% of the desired output level. $V_{FB}$ is also the input signal for the soft— and fast—overvoltage (OVP) and under—voltage (UVP) comparators. A 250 nA sink current is built—in to trigger the UVP protection and disable the part if the feedback pin is accidently open.
2	pfcOK	PFC OK Pin	This pin is grounded until the PFC output has reached its nominal level. It is also grounded if the NCP1655 detects a major fault like a brown–out situation. A resistor is to be placed between the <code>pfcOK</code> pin and ground to form a voltage representative of the output voltage which can be used to enable the downstream converter and provide it with a feedforward signal.
3	V <sub>M</sub>	Multiplier Output	This pin provides a voltage $V_M$ for duty cycle modulation when the circuit operates in continuous conduction mode. The external resistor $R_M$ applied to the $V_M$ pin, adjusts the maximum power which can be delivered by the PFC stage. The device operates in average–current mode if an external capacitor $C_M$ is further connected to the pin. Otherwise, it operates in peak–current mode
4	CS	Current Sense Pin	This pin sources a current $l_{CS}$ which is proportional to the inductor current. The NCP1655 uses $l_{CS}$ to adjust the PFC duty ratio in CCM operation. $l_{CS}$ is also used for protection: inrush current detection, abnormal current detection and overcurrent protection (OCP).
5	ZCD	Zero Current Detection	This pin is designed to monitor a signal from an auxiliary winding and to detect the core reset when this voltage drops to zero. This function ensures valley turn-on in discontinuous and critical conduction modes (DCM and CrM).
6	GND	Ground Pin	Connect this pin to the PFC stage ground.
7	DRV	Driver Output	The high-current capability of the totem pole gate drive (-0.5/+0.8 A) makes it suitable to effectively drive high gate charge power MOSFETs.
8	V <sub>CC</sub>	IC Supply Pin	This pin is the positive supply of the IC. The circuit starts to operate when $V_{CC}$ exceeds 10.5 V and turns off when $V_{CC}$ goes below 9.0 V (typical values). After start-up, the operating range is 9.5 V up to 35 V.
9	-	-	Removed for creepage distance.
10	V <sub>S</sub>	High Voltage Pin	The circuit senses the $V_{\mbox{\scriptsize S}}$ pin voltage for line range detection and brownout protections.

# INTERNAL CIRCUIT ARCHITECTURE




Figure 2. Internal Circuit Architecture

#### **MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>VS(MAX)</sub>	High Voltage Input Voltage	-0.3 to 700	V
V <sub>CC(MAX)</sub>	Maximum Power Supply voltage, $V_{CC}$ pin, continuous voltage Maximum current for $V_{CC}$ pin	-0.3 to 35 Internally limited	V mA
V <sub>DRV(MAX)</sub> I <sub>DRV(MAX)</sub>	Maximum driver pin voltage, DRV pin, continuous voltage Maximum current for DRV pin	-0.3, V <sub>DRV</sub> (Note 1) -500, +800	V mA
V <sub>MAX</sub> I <sub>MAX</sub>	Maximum voltage on low voltage pins (except DRV and $V_{CC}$ pins) Current range for low voltage pins (except DRV and $V_{CC}$ pins)	-0.3, 5.5 (Note 2) -2, +5	V mA
$R_{\theta J-A}$	Thermal Resistance Junction-to-Air	180	°C/W
T <sub>J(MAX)</sub>	Maximum Junction Temperature	150	°C
TJ	Operating Temperature Range	-40 to +125	°C
T <sub>S</sub>	Storage Temperature Range	-60 to +150	°C
MSL	Moisture Sensitivity Level	1	_
	ESD Capability, HBM model (Notes 3 and 4)	3.5	kV
	ESD Capability, CDM model (Note 4)	1	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- V<sub>DRV</sub> is the DRV clamp voltage V<sub>DRV(high)</sub> when V<sub>CC</sub> is higher than V<sub>DRV(high)</sub>. V<sub>DRV</sub> is V<sub>CC</sub> otherwise.
   This level is low enough to guarantee not to exceed the internal ESD diode and 5.5 V ZENER diode. More positive and negative voltages can be applied if the pin current stays within the -2 mA / 5 mA range.
- 3. Except V<sub>S</sub> pin
- 4. This device contains ESD protection and exceeds the following tests: Human Body Model 3500 V per JEDEC Standard JESD22 A114F, Charged Device Model 1000 V per JEDEC Standard JESD22 - C101F
- 5. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78E.

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ ,  $V_{CC} = 12 \text{ V}$ ,  $V_{VS} = 130 \text{ V}$  unless otherwise noted. For min/max values  $T_J = -40$ °C to +125°C,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted)

Symbol	Description	Test Condition	Min	Тур	Max	Unit
SUPPLY CIRCUITS						
V <sub>CC(on)</sub> V <sub>CC(off)</sub> V <sub>CC(HYS)</sub> V <sub>CC(reset)</sub>	Startup Threshold Minimum Operating Voltage Hysteresis V <sub>CC(on)</sub> – V <sub>CC(off)</sub> V <sub>CC</sub> level below which the circuit resets	V <sub>CC</sub> rising V <sub>CC</sub> decreasing V <sub>CC</sub> decreasing V <sub>CC</sub> decreasing	9.75 8.5 0.5 3.5	10.50 9.0 1.5 5.0	11.25 9.5 - 6.0	V
ICC1 ICC2 ICC3	Supply Current Device Disabled / Fault (no switching) Device Enabled (switching) / No output load on pin 5 Soft–SKIP Idle Phase	V <sub>CC</sub> = 9.6 V, F <sub>sw</sub> = 65 kHz	0.80 - -	1.20 2.20 0.25	1.40 4.00 0.50	mA
GATE DRIVE						
T <sub>R</sub>	Output voltage rise-time	C <sub>L</sub> = 1 nF 10 – 90% of output signal	-	45	-	ns
T <sub>F</sub>	Output voltage fall-time	C <sub>L</sub> = 1 nF 10 – 90% of output signal	_	30	-	ns
R <sub>OH</sub>	Source resistance		-	11	_	Ω
R <sub>OL</sub>	Sink resistance		-	7	_	Ω
I <sub>SOURCE</sub>	Peak source current (Note 6)	V <sub>DRV</sub> = 0 V	-	500	_	mA
I <sub>SINK</sub>	Peak sink current (Note 6)	V <sub>DRV</sub> = 12 V	-	800	_	mA
$V_{DRVlow}$	DRV pin level at $V_{CC}$ close to $V_{CC (off)}$	$V_{CC} = V_{CC(off)} + 200 \text{ mV}$ 10 k $\Omega$ resistor to GND	8	-	-	V
$V_{DRVhigh}$	DRV pin level at $V_{CC}$ = 35 V	$R_L$ = 33 kΩ, $C_L$ = 220 pF	10	12	14	V
RAMP						
f <sub>CCM</sub>	CCM switching frequency		60	65	70	kHz
R <sub>CCM</sub>	Ratio f <sub>CCM</sub> over Switching Frequency for CCM detection		-	112	-	%

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted. For min/max values  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted) (continued)

Symbol	Description	Test Condition	Min	Тур	Max	Unit
T <sub>CCMend</sub>	Blanking Time for CCM mode end detection		315	360	415	ms
f <sub>clamp</sub>	Clamp Frequency (DCM Frequency)	No frequency foldback	_	130	_	kHz
f <sub>clamp_ratio</sub>	f <sub>clamp</sub> over f <sub>CCM</sub> ratio	No frequency foldback	1.90	2.00	2.05	_
(t <sub>on,FF</sub> ) <sub>LL</sub> (t <sub>on,FF</sub> ) <sub>HL</sub>	On-Time below which Frequency Foldback is Engaged	Low line High line		3.75 1.87	- -	μs
$F_{min}$	Minimum DCM Frequency		25.0	30.5	36.0	kHz
T <sub>on,max</sub>	Maximum On-Time (CCM)		13	15	17	μs
R <sub>jit</sub>	Ramp Frequency Jittering		_	10	_	%
F <sub>jit</sub>	Jittering Frequency		_	119	_	Hz
REGULATIO	N BLOCK					
$V_{REF}$	Feedback Voltage Reference	$T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	2.46 2.44	2.50 2.50	2.54 2.56	V
V <sub>DRE</sub> L / V <sub>REF</sub>	Ratio ( $V_{OUT}$ Low Detect Lower Threshold / $V_{REF}$ )		95.0	95.5	96.0	%
V <sub>DRE</sub> H / V <sub>REF</sub>	Ratio ( $V_{OUT}$ Low Detect Higher Threshold / $V_{REF}$ )		97.5	98.0	98.5	%
H <sub>DRE</sub> / V <sub>REF</sub>	Ratio ( $V_{OUT}$ Low Detect Hysteresis / $V_{REF}$ )		2	-	i	%
$K_{ m DRE1}$ $K_{ m DRE0}$	Loop Gain Increase due to Dynamic Response Enhancer	pfcOK high pfcOK low		10 5	-	-
T <sub>SSTOP,max</sub>	Soft-Stop Duration for Gradual Discharge of the Control Voltage from Max to Min		-	140	_	ms
StaticOVP						
D <sub>MIN</sub>	Duty Ratio	V <sub>FB</sub> = 3 V	-	-	0	%
SOFT SKIP C	CYCLE MODE BLOCK		•		•	•
$I_{VM}$	CrM/DCM V <sub>M</sub> pin Current Capability		400	_	_	μΑ
V <sub>SKIP(th)</sub>	V <sub>M</sub> Pin SKIP Threshold		1.2	1.5	1.8	V
V <sub>SKIP2</sub>	pfcOK SKIP Threshold		0.4	0.5	0.6	V
T <sub>SKIP2</sub>	pfcOK Minimum Negative Pulse Duration for SKIP Detection		24	29	33	μs
V <sub>REFX</sub> /V <sub>REF</sub>	V <sub>FB</sub> Upper Value (V <sub>REFX</sub> ) During a Soft–SKIP Burst Cycle (defined as a V <sub>REF</sub> percentage)		102.5	103.0	103.5	%
(R <sub>FB</sub> ) <sub>recover</sub>	V <sub>FB</sub> Lower Value During a Soft Skip Cycle Burst (defined as a percentage of V <sub>REF</sub> )		96.5	98.0	99.5	%
CURRENT SI	ENSE BLOCK					
V <sub>CSoff100</sub>	Current Sense Voltage Offset	I <sub>CS</sub> = -100 μA	-10	-	15	mV
V <sub>CSoff10</sub>	Current Sense Voltage Offset	I <sub>CS</sub> = -10 μA	-10	-	10	mV
I <sub>ILIMIT1(LL)</sub>	Low-Line Range Current Sense Protection Threshold		185	200	215	μΑ
T <sub>OCP(LL)</sub>	Over–current Protection Delay from $(I_{CS} > I_{ILIMIT1})$ to DRV low		-	40	100	ns
I <sub>CCM-H</sub>	Minimum I <sub>CS</sub> current for CCM detection		44	50	56	μΑ
I <sub>CCM-L</sub>	Minimum I <sub>CS</sub> current for CCM confirmation		26	30	35	μΑ
I <sub>ILIMIT2(LL)</sub>	Low-Line Threshold for Abnormal Current Detection		270	300	330	μΑ
T <sub>OCP(HL)</sub>	Over–current Protection Delay from ( $I_{CS} > I_{ILIMIT2}$ ) to DRV low		-	40	100	ns
T <sub>LEB,CS</sub>	Leading Edge Blanking Time for the Over–Current and Abnormal Current Detection Comparators (Note 6)		150	260	350	ns
I <sub>in-rush</sub>	Threshold for In-rush Current Detection		7.5	10.0	12.5	μΑ
·III-Iusii						

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted. For min/max values  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted) (continued)

Symbol	Description	Test Condition	Min	Тур	Max	Unit
CURRENT S	ENSE BLOCK					
T <sub>CS(fault)</sub>	CS Fault Blanking Time		1	2	3	μs
I <sub>CS(test)</sub>	Source Current for CS pin testing		_	235	-	μΑ
R <sub>OCP,min</sub>	Minimum Impedance to apply to the CS pin not to Trig the CS Short-to-Ground Protection (Note 6)		-	-	1.5	kΩ
ZERO VOLTA	AGE DETECTION CIRCUIT	!				
T <sub>LEB,ZCD</sub>	ZCD Leading Edge Blanking Time		70	100	130	ns
V <sub>ZCD(th)H</sub>	Zero Current Detection, V <sub>ZCD</sub> rising		0.90	1.00	1.10	V
V <sub>ZCD(th)L</sub>	Zero Current Detection, V <sub>ZCD</sub> falling		0.40	0.50	0.60	V
V <sub>ZCD(hyst)</sub>	Hysteresis of the Zero Current Detection Comparator		0.35	0.50	-	V
I <sub>ZCD(bias)H</sub>	ZCD Pin Bias Current, V <sub>ZCD</sub> = V <sub>ZCD (th)</sub> H		0.5	-	2.0	μΑ
I <sub>ZCD(bias)L</sub>	ZCD Pin Bias Current, V <sub>ZCD</sub> = V <sub>ZCD (th)</sub> L		0.5	_	2.0	μΑ
T <sub>ZCD</sub>	(V <sub>ZCD</sub> < V <sub>ZCD (th)L</sub> ) to (DRV high)		_	50	85	ns
T <sub>SYNC</sub>	Minimum ZCD Pulse Width		_	50	-	ns
T <sub>WDG(OS)</sub>	Watch Dog Timer in "Overstress" Situation		710	815	950	μs
I <sub>ZCD(test)</sub>	Source Current for ZCD pin testing		_	230	-	μΑ
R <sub>ZCD,min</sub>	Minimum Impedance to apply to the ZCD pin not to Trig the ZCD Short-to-Ground Protection (Note 6)		-	-	7.5	kΩ
UNDER- AN	D OVER-VOLTAGE PROTECTION		•			
V <sub>UVP</sub>	UVP Threshold	V <sub>FB</sub> falling	_	0.3	_	V
R <sub>UVP</sub>	Ratio (UVP Threshold) over $V_{REF}$ ( $V_{UVP}$ / $V_{REF}$ )	V <sub>FB</sub> falling	8	12	16	%
R <sub>UVP(HYST)</sub>	Ratio (UVP Hysteresis) over V <sub>REF</sub>	V <sub>FB</sub> rising	2	3	4	%
V <sub>softOVP</sub>	Soft OVP Threshold	V <sub>FB</sub> rising	_	2.625	-	V
R <sub>softOVP</sub>	Ratio (Soft OVP Threshold) over $V_{REF}$ ( $V_{softOVP}$ / $V_{REF}$ )	V <sub>FB</sub> rising	104	105	106	%
R <sub>softOVP(H)</sub>	Ratio (Soft OVP Hysteresis) over V <sub>REF</sub>	V <sub>FB</sub> falling	1.5	2.0	2.5	%
V <sub>fastOVP</sub>	Fast OVP Threshold	V <sub>FB</sub> rising	-	2.7	-	V
R <sub>fastOVP1</sub>	Ratio (Fast OVP Threshold) over (Soft OVP Upper Threshold) (V <sub>fastOVP</sub> / V <sub>softOVP</sub> )	V <sub>FB</sub> rising	102	103	104	%
R <sub>fastOVP2</sub>	Ratio (Fast OVP Threshold) over $V_{REF}$ ( $V_{fastOVP}$ / $V_{REF}$ )	V <sub>FB</sub> rising	107.0	108.3	109.5	%
V <sub>OVPrecover</sub>	FB Threshold for Recovery from a Soft or Fast OVP	V <sub>FB</sub> falling	-	2.575	-	V
(I <sub>B</sub> ) <sub>FB1</sub>	FB bias Current @ V <sub>FB</sub> = V <sub>softOVP</sub>		50	210	450	nA
(I <sub>B</sub> ) <sub>FB2</sub>	FB bias Current @ V <sub>FB</sub> = V <sub>UVP</sub>		50	210	450	nA
V <sub>M</sub> PIN			•			
$V_{M,FCCrM}$	V <sub>M</sub> Pin Voltage in FCCrM (CrM or DCM)		2.0	2.5	3.0	V
(V <sub>ramp</sub> ) <sub>pk</sub>	PWM Comparator Reference Voltage for CCM Operation	V <sub>M</sub> rising	3.50	3.75	4.00	V
I <sub>M1(LL)</sub>	V <sub>M</sub> Pin Source Current	$V_{FB}$ = 2 V, $I_{CS}$ = -100 $\mu$ A low line	31	39	46	μΑ
I <sub>M1(LL)</sub> / (V <sub>ramp</sub> ) <sub>pk</sub>	I <sub>M1(LL)</sub> over (V <sub>ramp</sub> ) <sub>pk</sub> ratio	$V_{FB}$ = 2 V, $I_{CS}$ = -100 $\mu$ A low line	8.4	10.4	12.4	μS
I <sub>M2(LL)</sub>	V <sub>M</sub> Pin Source Current	$V_{FB}$ = 2 V, $I_{CS}$ = -200 $\mu$ A low line	66	82	96	μΑ
I <sub>M2(LL)</sub> / (V <sub>ramp</sub> ) <sub>pk</sub>	I <sub>M2(LL)</sub> over (V <sub>ramp</sub> ) <sub>pk</sub> ratio	$V_{FB}$ = 2 V, $I_{CS}$ = -200 $\mu$ A low line	17	22	26	μS
I <sub>M1 (HL)</sub>	V <sub>M</sub> Pin Source Current	V <sub>FB</sub> = 2 V, I <sub>CS</sub> = -100 μA high line	131	163	194	μΑ

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted. For min/max values  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 12$  V,  $V_{VS} = 130$  V unless otherwise noted) (continued)

Symbol	Description	Test Condition	Min	Тур	Max	Unit
I <sub>M1(HL)</sub> / (V <sub>ramp</sub> ) <sub>pk</sub>	I <sub>M1(HL)</sub> over (V <sub>ramp</sub> ) <sub>pk</sub> ratio	$V_{FB}$ = 2 V, $I_{CS}$ = -100 $\mu$ A high line	35	43	52	μS
BROWN-OU	IT AND LINE RANGE DETECTION					
l <sub>VS</sub>	V <sub>S</sub> Leakage Current	V <sub>S</sub> = 400 V	_	_	30	μΑ
V <sub>BO(start)</sub>	Upper Threshold for Brown-Out Detection	V <sub>VS</sub> increasing	88	95	102	V
V <sub>BO(stop)</sub>	Lower Threshold for Brown-Out Detection	V <sub>VS</sub> decreasing	80	87	94	V
V <sub>BO(HYS)</sub>	Hysteresis	V <sub>VS</sub> increasing	3.5	8	-	V
t <sub>BO(blank)</sub>	Brown-out Detection Blanking Time	V <sub>VS</sub> decreasing	550	650	750	ms
V <sub>HL</sub>	High-Line Level Detection Threshold	V <sub>VS</sub> increasing	220	236	252	V
$V_{LL}$	Low-Line Level Detection Threshold	V <sub>VS</sub> decreasing	207	222	237	V
V <sub>LR(HYST)</sub>	Line Range Select Hysteresis	V <sub>VS</sub> increasing	9	_	_	V
T <sub>blank(LL)</sub>	High- to Low-Line Mode Selector Timer	V <sub>VS</sub> decreasing	22.8	26.0	30.2	ms
T <sub>filter(VS)</sub>	Low- to High-Line Mode Selector Timer Filter		300	360	420	μs
t <sub>line(lockout)</sub>	Lockout Timer for Low- to High-Line Mode Transition	V <sub>VS</sub> increasing	450	515	600	ms
pfcOK AND	BUV PROTECTION					
V <sub>pfcOK-L</sub>	pfcOK Voltage in OFF Mode	1 mA being sunk by the pfcOK pin	-	-	100	mV
I <sub>pfcOK</sub>	pfcOK Current	$V_{FB} = 2.5 \text{ V}, V_{pfcOK} = 1 \text{ V}$	23.5	25.0	26.5	μΑ
V <sub>BUV</sub>	Bulk Under-Voltage Protection (BUV) Threshold	V <sub>FB</sub> falling	1.14	1.20	1.26	V
T <sub>BUV</sub>	BUV Delay Before Operation Recovery		450	515	600	ms
THERMAL S	THERMAL SHUTDOWN					
T <sub>LIMIT</sub>	Thermal Shutdown Threshold		_	150	-	°C
H <sub>TEMP</sub>	Thermal Shutdown Hysteresis			50	_	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **Powering the Circuit**

The NCP1655 is ideal in applications where an external power source (provided by an auxiliary power supply or from the downstream converter) feeds the circuit. The maximum  $V_{\rm CC}$  start-up level (11.25 V) is set low enough so that the circuit can be powered from typical 12–V voltage rails.

The auxiliary source ( $V_{AUX}$  of Figure 3) is often applied through a switch which can abruptly turn on and off. Note that in this case, it is recommended to limit the  $V_{CC}$  pin dV/dt by adding a small resistor ( $R_1$ ) particularly if the  $V_{CC}$  capacitor ( $C_1$ ) is small. As an example,  $R_1$  can be 22 ohm and  $C_1$ , 220 nF.




Figure 3. Powering the NCP1655

#### THREE MODES OF OPERATION

Depending on the current cycle duration, the NCP1655 operates in either FCCrM or CCM. In FCCrM (or frequency clamped critical conduction mode), the circuit operates in critical conduction mode until the switching frequency exceeds the  $f_{clamp}$  clamp threshold (130 kHz typically). At that moment, as detailed in the next paragraph, the circuit operates in discontinuous conduction mode with valley turn–on.

Note that the circuit can transition from CrM to DCM and vice versa within half-line cycles. Typically DCM is obtained near the line zero crossing where current cycles tend to be shorter and CrM, at the top of the line sinusoid where the current cycles are longer. This is because the circuit enters DCM operation when the current cycle is shorter than  $T_{clamp}$  (clamp period corresponding to  $f_{clamp}$ :

 $T_{clamp} = 1 / f_{clamp}$ ) as it can easily be the case near the line zero crossing and in light–load conditions. Conversely, if the current cycle exceeds  $T_{clamp}$ , the system naturally enters the CrM operation mode. These transitions cause no discontinuity in the operation and power factor remains properly controlled.

CCM operation is obtained in heavy load conditions when the current cycle is longer than 112% of the CCM switching period. At that moment, the circuit operates as a CCM controller in all parts of the line sinusoid (no transitions to FCCrM) and remains in CCM for at least the CCM blanking time ( $T_{CCMend}$  of 360 ms typically). This is because the circuit recovers the FCCrM mode only if it cannot detect 8 consecutive current cycles longer than the CCM switching period for  $T_{CCMend}$ .




Figure 4. Three Operation Modes (MOSFET Drain-source Voltage is in Red, the Internal Ramp is in Green)

Finally, depending on the conditions, the circuit operates in CrM, DCM (with valley turn–on) or CCM.

Practically, the circuit compares the current cycle duration to two periods  $T_{clamp}$  and  $T_{CCM}$ :

- If the current cycle duration is shorter than T<sub>clamp</sub>, T<sub>clamp</sub> forces the switching frequency and the system operates in DCM
- If the current cycle duration is longer than  $T_{clamp}$  but shorter than 112% of  $T_{CCM}$ , the system operates in CrM.
- If 8 consecutive current cycles happen to be longer than 112% of  $T_{CCM}$ , the system enters CCM mode with a switching frequency set to  $f_{CCM} = 1 / T_{CCM}$ . The system remains in this mode until the circuit cannot detect 8 consecutive current cycles longer than  $T_{CCM}$  for  $T_{CCMend}$  (360 ms typically).


Figure 4 provides a simplified description of the manner the conduction mode is selected.

# FREQUENCY-CLAMPED CRITICAL CONDUCTION MODE


As aforementioned, the NCP1655 tends to operate in critical conduction mode as long as the current switching cycle is short enough not to enter the CCM mode. However, if the current cycle happens to be shorter than the frequency–clamp period (T<sub>clamp</sub> which is about 7.7 µs typically leading to a 130 kHz DCM frequency), the circuit

delays the next cycle until the T<sub>clamp</sub> time has elapsed. Thus, the circuit enters DCM operation. In DCM, the switching period is actually a bit longer than T<sub>clamp</sub>. This is because of the below discussed modulation method but mainly because the next cycle is further delayed until the next valley is detected (left plot of Figure 4). Doing so, valley turn–on is obtained for minimized losses.


Frequency-Clamped operation is controlled by a proprietary circuitry which modulates the duty-ratio cycle-by-cycle to prevent any discontinuity in operation and ensure proper current shaping. Also, as shown by Figure 5, it automatically varies the valley at which the MOSFET turns on within the line sinusoid as necessary to maintain valley switching and clamp the frequency over the instantaneous input voltage range. For instance, DCM is more likely to occur near the line zero crossing and CrM at the top of the sinusoid. As the load further decays, current cycles become shorter and DCM operation is obtained over the entire line sinusoid. Furthermore, as detailed in the next section and illustrated by Figure 5c and Figure 5d, the DCM period clamp is increased below a certain load level for frequency foldback (a longer minimum switching period is forced causing frequency foldback). Anyway, in all cases, the NCP1655 scheme ensures a clean control preventing that repeated spurious changes in the turn-on valley possibly cause current distortion and audible noise.




a) 40% load, top of the sinusoid



c) 20% load, top of the sinusoid



b) 40% load, near the line zero crossing



d) 20% load,near the line zero crossing

Figure 5. Operation of the 500 W NCP1655 Evaluation Board @ 115 Vrms

#### FREQUENCY FOLDBACK IN DCM OPERATION

The frequency clamp (or DCM period) is gradually decreased when the power demand drops below a certain threshold. The expression of this power threshold depends on the line range (see the "Line Range Detection" section):

• Low-line power threshold:

$$(P_{FF,th})_{LL} = \frac{12\% \cdot V_{in,rms}^{2}}{L \cdot f_{CCM}}$$
 (eq. 1)

• High-line power threshold:

$$(P_{FF,th})_{HL} = \frac{6\% \cdot V_{in,rms}^{2}}{L \cdot f_{CCM}}$$
 (eq. 2)

The frequency clamp level linearly reduces as the power further decays to nearly reach ( $f_{clamp}$  / 10) when the power is close to zero. The circuit however forces a minimum 25 kHz operation to prevent audible noise. See next section.

## DCM MINIMUM FREQUENCY (FOR DCM ONLY)

As aforementioned, the DCM frequency is gradually lowered in very light load conditions as a function of the load, to optimize the efficiency. This frequency foldback function can reduce the frequency to nearly 10 kHz. However, a specific ramp ensures that the switching frequency remains above audible frequencies.

This ramp generates a clock which overrides the clock provided by the DCM ramp (it forces next DRV pulse even if the DCM ramp clock is not generated yet). However, the minimum–frequency ramp remains synchronized to the drain source voltage for valley turn–on. Practically, as shown by Figure 6, the minimum–frequency ramp typically sets the clock signal when the switching period reaches 33 µs. The DRV output will then turn on back when the next valley is detected. If no valley can be detected within a 3 µs interval, DRV is forced high whatever the drain–source voltage is. As a result, the minimum frequency is typically between 30 kHz (33 µs switching period) if a valley is immediately detected and 28 kHz (36 µs switching period) if no valley can be detected.

Note that the frequency clamp can force a new DRV pulse only if the system is in dead–time. The minimum frequency clamp cannot cause CCM operation.




Figure 6. DCM Minimum Switching Frequency Ramp

## **JITTERING**

In CCM operation, the NCP1655 features the jittering function which is an effective method to improve the EMI signature. An internal low–frequency signal modulates the oscillator swing which helps by spreading out energy in conducted noise analysis.

Practically, the CCM switching frequency is typically varied as follows:

- Jittering frequency: 119 Hz
- Pk to pk frequency variation: 10%

Jittering is not implemented in frequency clamped critical conduction mode (FCCrM including CrM and/or DCM sequences) where valley turn-on operation naturally leads to frequency variations.

#### **CCM DETECTION**

As aforementioned, the NCP1655 measures the duration of each current cycle (the current cycle is the total duration of the on–time + the demagnetization time) and compares it to  $T_{CCM}$ , which is the CCM switching period. The circuit enters CCM mode if it consecutively detects 8 current cycles longer than 112% of  $T_{CCM}$ . Conversely, the circuit leaves the CCM mode if the circuit does not detect 8 consecutive cycles exceeding  $T_{CCM}$  for the CCM blanking time ( $T_{CCMend}$  of 360 ms typically).

The following expressions provide the typical power thresholds for:

• CCM entering:

$$(P_{in,avg})_{CCM_{in}} = \frac{0.56 \cdot V_{in,rms}^{2} \cdot (V_{out} - \sqrt{2} \cdot V_{in,rms})}{L \cdot f_{CCM} \cdot V_{out}} \quad \text{(eq. 3)}$$

• FCCrM recovery:

$$(P_{in,avg})_{CCM_{out}} = \frac{0.50 \cdot V_{in,rms}^2 \cdot (V_{out} - \sqrt{2} \cdot V_{in,rms})}{L \cdot f_{CCM} \cdot V_{out}} \quad (eq. 4)$$

Where L is the value of the PFC inductor,  $V_{in,rms}$  is the line rms voltage,  $V_{out}$  is the output voltage and  $f_{CCM}$  is the CCM switching frequency (65 kHz typically).

## NOTES:

- The 8 current cycles longer than 112% of T<sub>CCM</sub> necessary to detect CCM are not validated unless the inductor current happens to exceed a minimum level within each cycle. Practically, the second criterion consists of comparing the internal current sense current (I<sub>CS</sub>) to the following internal current references:
  - I<sub>CCM-H</sub> (50 μA typically) when CCM is low.
  - I<sub>CCM-L</sub> (30 μA typically) when CCM is high.

# **CURRENT SENSE BLOCK**

The NCP1655 is designed to monitor a negative voltage proportional to inductor current  $(I_L)$ . As portrayed by Figure 7, a current sense resistor  $(R_{sense})$  is inserted in the return path to generate a negative voltage  $(V_{Rsense})$  proportional to  $I_L$ . The circuit uses  $V_{Rsense}$  to detect when  $I_L$  exceeds its maximum permissible level. To do so, the circuit incorporates an operational amplifier that sources the current necessary to maintain the CS pin at 0 V (refer to Figure 8). By inserting a resistor  $R_{OCP}$  between the CS pin and  $R_{sense}$ , we adjust the current that is sourced by the CS pin  $(I_{CS})$  as follows:

$$-(R_{\text{sense}} \cdot I_{\text{L}}) + (R_{\text{OCP}} \cdot I_{\text{CS}}) = 0$$
 (eq. 5)

Which leads to:

$$I_{CS} = \frac{R_{\text{sense}}}{R_{OCP}} I_{L}$$
 (eq. 6)

In other words, the CS pin current ( $I_{CS}$ ) is proportional to the inductor current. Three protection functions use  $I_{CS}$ : the over–current protection, the in–rush current detection and the overstress detection. It is also used in CCM to control the power–switch duty–ratio.

#### **IMPORTANT NOTES:**

- As detailed below, two external resistors adjust the current thresholds (R<sub>sense</sub> and R<sub>OCP</sub>), thus offering some flexibility on the R<sub>sense</sub> selection which can be chosen for an optimal trade-off between noise immunity and losses.
- However the R<sub>OCP</sub> resistance must be selected higher or equal to 1.5 kΩ. If not, the protection against accidental short-to-ground failures of the CS pin may trip and thus, prevent operation of the circuit.

# **Over-Current Protection (OCP)**

If  $I_{CS}$  exceeds the OCP threshold ( $I_{ILIMIT1}$  which is 200  $\mu$ A typically) an over–current situation is detected and the MOSFET is immediately turned off (cycle–by–cycle current limitation). The maximum inductor current can hence be limited as follows:

$$I_{L(max)} = \frac{R_{OCP}}{R_{sense}} I_{LIMIT1}$$
 (eq. 7)

As an example, if  $R_{sense} = 30 \text{ m}\Omega$  and  $R_{OCP} = 2 \text{ k}\Omega$ , the maximum inductor current is typically set to:

$$I_{(L(max))} = \frac{2 \cdot 10^3}{30 \cdot 10^{-3}} \cdot 200 \cdot 10^{-6} \cong 13.3 \text{ A}$$
 (eq. 8)

#### In-rush Current Detection

The NCP1655 permanently monitors the input current and when in FCCrM, can delay the MOSFET turn on until  $(I_L)$  has vanished. This is one function of the  $I_{CS}$  comparison to the  $I_{in-rush}$  threshold (10  $\mu$ A typical). This feature helps maintain proper FCCrM operation when the ZCD signal is too distorted for accurate demagnetization detection like it can happen at very high line. The inrush comparator also serves to detect that the inductor current remains at a low value, as necessary for some functions like the CS pin short–to–ground accidental protection. Re–using above example  $(R_{Sense} = 30 \text{ m}\Omega, R_{OCP} = 2 \text{ k}\Omega)$ , the inrush level of the input current is typically set to:

$$I_{\text{(L(inrush)}} = \frac{2 \cdot 10^3}{30 \cdot 10^{-3}} \cdot 10 \cdot 10^{-6} \cong 0.67 \text{ A}$$
 (eq. 9)

## **Abnormal Current Detection (Overstress)**

When the PFC stage is plugged to the mains, the bulk capacitor is abruptly charged to the line voltage. The charge current (named in–rush current) can be very huge even if an in–rush limiting circuitry is implemented. Also, if the inductor saturates, the input current can go far above the current limitation due to the reaction time of the overcurrent protection. If one of these cases leads the internal CS pin current ( $I_{CS}$ ) to exceed  $I_{ILIMIT2}$  (set to 150% of  $I_{ILIMIT1}$ ), an abnormal current situation is detected, causing the DRV output to be kept low for 800  $\mu$ s after the circuit has dropped below the in–rush level.




Figure 7. Current Protections

Re–using above example ( $R_{sense} = 30 \text{ m}\Omega$ ,  $R_{OCP} = 2 \text{ k}\Omega$ ), the overstress level of the input current is typically set to:

$$I_{in(OVS)} = \frac{2 \cdot 10^3}{30 \cdot 10^{-3}} \cdot 300 \cdot 10^{-6} = 20 \text{ A}$$
 (eq. 10)

#### **Duty Ratio Control in CCM Mode**

The NCP1655 re-uses the proven "predictive method" scheme implemented in NCP1653 and NCP1654 CCM PFC

controllers. In other words, it directly computes the power switch on–time as a function of the inductor current. Practically, the  $I_{CS}$  current is modulated by the control signal and sourced by the  $V_M$  pin to build the CCM current information. The  $V_M$  pin signal is:

$$V_{M} = 0.4 \cdot R_{M} \cdot \frac{V_{RAMP,pk}}{V_{REGUL}} \cdot I_{CS}$$
 (eq. 11)

Where  $V_{REGUL}$ ,  $V_{RAMP,pk}$  and  $R_M$  respectively are the regulation voltage (derived from  $V_{CONTROL}$ ), the CCM oscillator peak value and the  $V_M$  pin resistor. Actually, a capacitor  $C_M$  is to be added across  $R_M$  to filter and remove the switching frequency component of the  $V_M$  pin voltage. Hence, replacing  $I_{CS}$  by its function of the inductor current given by Equation 6, it comes:

$$V_{M} = 0.4 \cdot R_{M} \cdot \frac{V_{RAMP,pk}}{V_{REGUL}} \cdot \frac{R_{sence}}{R_{OCP}} \cdot \langle I_{L} \rangle_{T_{SW}}$$
 (eq. 12)

Now,  $\langle I_L \rangle_{Tsw}$ , the inductor current averaged over the switching frequency is the input current. Thus, Equation 12 can be changed into:

$$V_{M} = 0.4 \cdot \frac{R_{M} \cdot R_{sense}}{R_{OCP}} \cdot \frac{V_{RAMP,pk}}{V_{REGUL}} \cdot i_{in} (t)$$
 (eq. 13)




Figure 8. Duty Ratio Control in CCM Mode

Figure 8 sketches the manner the duty ratio is controlled in CCM.

Like in the NCP1653/4 controllers, when the power switch on–time starts, an oscillator ramp is added to the  $V_M$  pin voltage and the power switch opens when the sum reaches the oscillator upper threshold. Doing so, if  $V_{RAMP,pk}$  designates the peak value of the oscillator ramp, the  $V_M$  voltage and the on–time  $(t_{OR})$  are linked as follows:

$$V_{M} = V_{RAMP,pk} \cdot \left(1 - \frac{t_{on}}{T_{SW}}\right)$$
 (eq. 14)

Now, the off-duty-ratio of a boost converter operated in CCM is:

$$d_{off} = 1 - \frac{t_{on}}{T_{SW}} = \frac{v_{in}(t)}{V_{out}}$$
 (eq. 15)

Combining Equations 13, 14 and 15, the following expression of the input current is obtained:

$$i_{in} (t) = 2.5 \cdot \frac{\mathsf{R}_{\mathsf{OCP}} \cdot \mathsf{V}_{\mathsf{REGUL}}}{\mathsf{R}_{\mathsf{M}} \cdot \mathsf{R}_{\mathsf{sence}}} \cdot \frac{\mathsf{v}_{in} (t)}{\mathsf{V}_{\mathsf{out}}} \tag{eq. 16}$$

The input current is as targeted proportional to the input voltage.

The CCM regulation voltage  $(V_{REGUL})$  is proportional to the regulation control signal provided by the "transconductance error amplifier and compensation" internal block  $(V_{CONTROL})$  as follows:

- (*V<sub>CONTROL</sub>*) in low–line conditions (see the "<u>Line Range</u> Detection" section)
- (*V<sub>CONTROL</sub>* / 4) in high-line conditions (see the "<u>Line Range Detection</u>" section)

Hence, the CCM input power expression is:

• Low-line conditions:

$$\mathsf{P}_{\mathsf{in},\mathsf{avg}} = \frac{2.5 \cdot \mathsf{R}_{\mathsf{OCP}} \cdot \mathsf{V}_{\mathsf{in},\mathsf{rms}}^2}{\mathsf{R}_{\mathsf{M}} \cdot \mathsf{Rsence}} \cdot \frac{\mathsf{V}_{\mathsf{CONTROL}}}{\mathsf{V}_{\mathsf{out}}} \tag{eq. 17}$$

• High-line conditions:

$$\mathsf{P}_{\mathsf{in},\mathsf{avg}} = \frac{\mathsf{0.625} \cdot \mathsf{R}_{\mathsf{OCP}} \cdot \mathsf{V}_{\mathsf{in},\mathsf{rms}}^2}{\mathsf{R}_{\mathsf{M}} \cdot \mathsf{Rsence}} \cdot \frac{\mathsf{V}_{\mathsf{CONTROL}}}{\mathsf{V}_{\mathsf{out}}} \tag{eq. 18}$$

NOTE: The  $R_M$  resistance must be selected higher than 4.5 k $\Omega$ . If not, the circuit may not be able to charge the  $V_M$  pin to SKIP threshold ( $V_{SKIP(th)}$ ).

# ZERO CROSSING DETECTION BLOCK

The NCP1655 optimizes the efficiency by turning on the MOSFET at the very valley when operating in critical and discontinuous conduction modes. For this purpose, the circuit is designed to monitor the voltage of a small winding taken off of the boost inductor. This auxiliary winding (called the "zero current detector" or ZCD winding) gives a scaled version of the inductor voltage which is easily usable by the controller. The PFC stage being a boost converter, this auxiliary winding voltage provides:


$$\bullet \left(-\frac{N_{AUX}}{N_{P}} \cdot v_{in}(t)\right)$$

during the MOSFET conduction time

$$\bullet \left(\frac{N_{AUX}}{N_{D}} \left(V_{out} - v_{in} (t)\right)\right)$$

during the demagnetization time. This voltage used to detect the zero current detection can be small when the input voltage is nearly the output voltage.

• A voltage oscillating around zero during dead-times



**Figure 9. Zero Current Detection Block** 

Figure 9 shows how the NCP1655 detects the valley.

An internal comparator detects when ZCD pin voltage exceeds an upper threshold  $V_{ZCDH}$  (1 V typically). When this is the case, the inductor core is resetting and the ZCD latch is set. This latch will be reset when the next driver pulse occurs. Hence the output of the latch remains high during the whole off-time (demagnetization time + any possible dead time). The output of the comparator is also inverted to form a signal that is low when the ZCD pin voltage is higher than the  $V_{ZCDH}$  upper voltage reference of the ZCD comparator. As a result,  $V_{DMG}$  that is the AND combination of both signals is high when the ZCD pin voltage drops below the lower threshold of the ZCD comparator, that is, at the auxiliary winding falling edge. It is worth noting that as portrayed by Figure 10,  $V_{AUX}$  is also representative of the MOSFET drain-source voltage (" $V_{DS}$ "). More specifically, when  $V_{AUX}$  is below zero,  $V_{DS}$  is minimal (below the input voltage  $v_{in}(t)$ ). That is why  $V_{DMG}$  is used to enable the driver so that the MOSFET turns on when its drain-source voltage is low. Valley switching reduces the losses and interference.

# IMPORTANT NOTE:

 The ZCD pin impedance (for instance R<sub>3</sub> of Figure 9), must be higher than 7.5 kΩ not to trigger the ZCD pin short-to ground protection.

If no ZCD can be detected when the circuit operates in FCCrM mode, the circuit cannot use the valley detection to start a new current cycle. In this case, the next DRV pulse is forced by the DCM minimum frequency ramp ( $f_{sw,min}$  ramp of Figure 9) which acts as a watchdog.




Figure 10. Zero Current Detection Timing Diagram ( $V_{AUX}$  is the Voltage Provided by the ZCD Winding)

Note that the circuit can detect faulty conditions of the ZCD pin:

- A permanent 1 μA current source pulls up the pin if it happens to be floating. The circuit is hence maintained off
- If the pin is grounded, no falling edge of the auxiliary winding can be detected. The DRV remains off until the DCM minimum frequency ramp initiates a new cycle.

Before the new pulse is generated, the circuit senses the pin impedance by sourcing 250  $\mu$ A. No DRV pulses are generated until the pin voltage exceeds  $V_{ZCDH}$ . Hence, the part is inhibited when the pin is grounded. Not to trigger this protection, the pin impedance (for instance  $R_3$  of Figure 9. must be higher than 7.5 k $\Omega$ ).

The ZCD pin is shortly grounded when the MOSFET turns off (ZCD leading edge blanking – LEB). The LEB of 100 ns typical, is implemented to prevent the ZCD comparator from tripping due to turn-off noise.

# OUTPUT VOLTAGE CONTROL (REGULATION BLOCK)

The general structure is sketched by Figure 11.

A small 250 nA sink current is built–in to pull down the pin if the FB pin is accidentally open. In this case,  $V_{FB}$  being

less than  $V_{UVP}$  (300 mV typically), the UVP protection trips and thus, protects the circuit if the FB pin is floating.

The fast OVP comparator is analogue and directly monitors the feedback pin voltage. The rest of the block which is digital, receives a digitized feedback value. The sampling rate is 10 kHz.

The digital "transconductance error amplifier and compensation" block provides the control signal  $V_{CONTROL}$  (which is devoid of the PFC stage 120 or 100 Hz ripple) to control the duty ratio.

Practically, the signal  $V_{REGUL}$  does dictate the on-time.  $V_{REGUL}$  differs from  $V_{CONTROL}$  only in the case of a soft-OVP event (see "soft-OVP" paragraph) and in CCM when in high line where ( $V_{REGUL} = V_{CONTROL} / 4$ ). In all other cases, ( $V_{REGUL} = V_{CONTROL}$ ).




Figure 11. Regulation Circuitry

# **Output Voltage Levels**

The regulation block and the soft–OVP, UVP and DRE comparators monitor the FB pin voltage. Based on the typical value of their parameters and if  $(V_{out,nom})$  is the output voltage nominal value (e.g., 390 V), we can deduce the following typical levels:

- Output Regulation Level:  $V_{out,nom} = V_{REF} / k_{FB}$
- Output Soft-OVP Level:  $V_{out,SOVP} = 105\% \cdot V_{out,nom}$
- Output Fast-OVP Level:  $V_{out,FOVP} = 107\% \cdot V_{out,nom}$
- Output UVP Level:  $V_{out,UVP} = 12\% \cdot V_{out,nom}$
- Output DRE Level:  $V_{out,DRE} = 95.5\% \cdot V_{out,nom}$
- Output BUV Level:  $V_{out,BUV} = 48\% \cdot V_{out,nom}$
- Output Upper Soft–SKIP Level:  $(V_{out,softSKIP})_H = 103\% \cdot V_{out,nom}$

• Output Lower Soft-SKIP Level:  $(V_{out,softSKIP})_L = 98\% \cdot V_{out,nom}$ 

## Where:

- V<sub>REF</sub> is the regulation reference voltage (2.5 V typically)
- R<sub>FB1</sub> and R<sub>FB2</sub> are the feedback resistors (see Figure 1).
- k<sub>FB</sub> is the scale down factor of the feedback resistors

$$\left(k_{FB} = \frac{R_{FB2}}{R_{FB1} + R_{FB2}}\right).$$

 V<sub>out,softSKIP-H</sub> and V<sub>out,softSKIP-L</sub> are the levels between which the output voltage swings when in soft-SKIP mode (see the "Soft-SKIP Mode" section)

#### **StaticOVP**

The circuit stops providing DRV pulses when  $V_{CONTROL}$  reaches its bottom level.




Figure 12. Fast and Soft OVP Protections


#### Soft-OVP

As sketched by Figure 12, the soft–OVP trips when the feedback voltage exceeds 105% of  $V_{REF}$  and remains in this mode until  $V_{FB}$  drops below 103% of  $V_{REF}$ . When the soft–OVP trips, it reduces the power delivery down to zero in 4 steps:

- Step 1: V<sub>REGUL</sub> drops to 75% of the V<sub>CONTROL</sub> value for 400 μs
- Step 2: V<sub>REGUL</sub> drops to 50% of the V<sub>CONTROL</sub> value for 400 μs
- Step 3: V<sub>REGUL</sub> drops to 25% of the V<sub>CONTROL</sub> value for 400 µs
- Step 4: V<sub>REGUL</sub> drops and remains to 0 until the soft-OVP fault is over, that is, when the output voltage drops below 103% of its regulation level.

#### **FastOVP**

As sketched by Figure 12, the fast–OVP trips when the feedback voltage exceeds 107% of  $V_{REF}$  and remains in this mode until  $V_{FB}$  drops below 103% of  $V_{REF}$ . The drive is immediately stopped when the fast OVP is triggered.



www.onsemi.com

#### **Dynamic Response Enhancer**

The NCP1655 embeds a "dynamic response enhancer" circuitry (DRE) which firmly contains under–shoots. An internal comparator monitors the feed–back voltage on pin 1 ( $V_{FB}$ ) and when  $V_{FB}$  is lower than 95.5% of the regulation reference voltage ( $V_{REF}$ ), it speeds–up the charge of the compensation network. Practically a 10x increase in the loop gain is forced until the output voltage has reached 98% of its nominal value.

#### **Soft-Stop Sequences**

A soft-stop sequence is forced when the circuit must stop operating in a smooth manner to prevent bouncing effects possibly resulting from an abrupt interruption. Soft-stop gradually reduces  $V_{CONTROL}$  to zero, in the following cases:

## **SOFT-SKIP MODE**

As detailed in application note AND90011 (http://www.onsemi.com/pub\_link/Collateral/AND90011–D.PDF), the circuit is designed to be externally forced to enter the soft–SKIP mode by applying negative pulses on either the pfcOK pin or the  $V_M$  pin. In CCM mode, the  $V_M$  pin provides the current information necessary to modulate the duty–ratio. In CrM and DCM modes of operation, this pin is pulled–up to  $V_{M,DCM}$  (2.5 V typically). If the pin is externally forced below  $V_{SKIP(th)}$ (1.5 V typically) for 100  $\mu$ s or more, the circuit enters the soft–SKIP mode.

- A line-sag or a brownout fault is detected
- A BUV fault is detected
- When in soft-SKIP mode, the output voltage reaches its upper threshold, the active phase of the burst ends. At that moment, soft-stop leads to a gradual stop of the power delivery and a smooth idle phase start for a minimized risk of audible noise.

A soft-skip sequence is terminated when  $V_{CONTROL}$  reaches its bottom level. In the soft-SKIP case, the soft-stop sequence is also immediately ended when the output voltage drops below the restart level, so that the restart of operation is not delayed until the total  $V_{CONTROL}$  discharge.

The soft–SKIP mode can also be triggered by generating a negative pulse on the pfcOK pin. To do so, the pfcOK pin must be pulled down below  $V_{SKIP2}$  (0.4 V min) for  $T_{SKIP2}$  (33 µs max) or more. Note that in this case, the pfcOK signal may have to be filtered before being applied to the downstream converter so that the negative pulses do not stop its operation. Figure 14 illustrates a possible implementation with ON Semiconductor LLC controller NCP13992.




Figure 14. Circuitry to Control the Soft-SKIP Mode

When the  $V_M$  or pfcOK pins receive a grounding pulse, the circuit detects a soft–SKIP condition. As a result, as illustrated by Figure 15, the NCP1655:

- First charges up the output voltage to 103% of its nominal voltage (103% *V<sub>out nom</sub>*).
- Then, enters a soft-stop sequence to gradually reduce the line current and thus minimize the risk of audible noise. If the output voltage reaches the soft-OVP level (105% V<sub>out,nom</sub>), the protection trips and the 4-step stop illustrated by Figure 13 takes place.
- When the soft-stop sequence (or the 4-step stop) is finished, the circuit enters the deep idle mode: the part stops switching and all the non-necessary circuitries are

- turned off so that the circuit consumption is reduced to a minimum ( $I_{CC} = I_{CC3}$  which is 250  $\mu$ A typically). Since no energy is provided to the bulk capacitor, the output voltage decays.
- When the output voltage drops below 98% of its nominal voltage (98% \* V<sub>out nom</sub>), the circuit exits the deep idle mode. Operation resumes and the output voltage charges up to 103% of its nominal voltage again.
- When the output voltage reaches 103% of its nominal voltage, there are two possibilities:
  - ◆ The V<sub>M</sub> or the pfcOK pins have received a grounding pulse during this latest charge to 103% V<sub>out,nom</sub>. In this case, the circuit remains in soft-SKIP mode, i.e., the

circuit enters a new deep idle mode phase at the end of the soft–stop (or the 4–step stop) sequence.

• The  $V_M$  or the pfcOK pins have not received a grounding pulse during this latest charge to 103%

 $V_{out,nom}$ . In this case, the circuit recovers the normal operation until the  $V_M$  or pfcOK pins receive a grounding pulse




Figure 15. Soft-SKIP Operation

#### NOTES:

- The circuit cannot enter the soft-SKIP mode when it operates in CCM.
- The soft-stop sequence is interrupted if not finished when the output voltage reaches the soft-SKIP bottom threshold  $(V_{out,nom})$  so that the circuit can resume normal operation.
- When in soft–SKIP mode, the NCP1655 is prevented from entering CCM during the active burst. This is to minimize the risk of audible noise by limiting burst energy. However, if during the soft–SKIP active burst, a sudden load increase causes the output voltage to drop below the DRE level (95.5% of  $V_{out,nom}$ ) while  $V_M$  pin is above 1.5 V, the circuit can enter CCM if necessary to deliver the power. Such a situation normally occurring when the application gets loaded, the circuit will leave the soft–SKIP mode at the end of this burst when the output voltage is charged to 103%  $V_{out,nom}$ .

## pfcOK SIGNAL

The *pfcOK* pin is designed to control the operation of the downstream converter. It is in high state when the PFC stage

is in nominal operation and grounded when the PFC stage is in start-up phase or in a fault condition. Using the *pfcOK* signal to enable/disable it, the downstream converter can be optimally designed for the narrow voltage range nominally provided by the PFC stage in normal operation.

Practically, the pfcOK pin is grounded when the PFC stage enters operation and remains in low state until the output voltage has nearly reached its nominal level (practically when  $V_{FB}$  reaches  $98\%V_{REF}$ ). At that moment, the pfcOK pin sources a current proportional to the feedback voltage  $(k \cdot V_{FB})$ . See Figure 16. Placing an external resistor between the pfcOK and GND pins, we obtain a voltage  $V_{pfcOK}$  which is proportional to the bulk voltage and can serve as a feedforward signal for the downstream converter. k typical value is  $10 \, \mu A/V$  so that the pfcOK pin typically sources  $25 \, \mu A$  when the FB voltage is  $2.5 \, V$  (regulation level).

Conversely, when a major fault is detected (brown-out, UVLO, Thermal shutdown, OVP2 latch off, UVP and BUV), the internal OFF signal turns high and the *pfcOK* pin is grounded to prevent the downstream converter from operating in the abnormal conditions causing these faults.




Figure 16. pfcOK Block

In particular, when the feedback voltage drops below the  $V_{BUV}$  internal reference (1.2 V typically), a BUV fault is detected (BUV stands for Bulk Under-voltage). Corresponding output voltage BUV threshold is:

$$V_{out,BUV} = \frac{V_{BUV}}{V_{REF}} \cdot V_{out,nom}$$
 (eq. 19)

When a BUV fault is detected:

- The *pfcOK* pin is grounded
- A soft-stop sequence is started during which the power delivery gradually drops to zero

# **INPUT VOLTAGE SENSING**

The  $V_S$  pin provides access to the brownout and line range detectors. The brownout detector detects too low line levels and the line range detector determines the presence of either 110 V or 220 V ac mains. Depending on the detected input voltage range device parameters are internally adjusted to optimize the system performance.

As shown by Figure 17, line and neutral can be diode "ORed" before connecting to the  $V_S$  pin (Figure 17a case)

• When the soft-stop sequence ends, the PFC stops operating until the T<sub>BUV</sub> delay has elapsed (515 ms typically). However, if the BUV protection trips during a line sag condition, the T<sub>BUV</sub> delay is bypassed and operation immediately resumes when the line recovers. The wakeup information is provided by signal "Line\_Recovery" generated by the line-sag block. This enables a rapid operation recovery when the line fault is over.

or the  $V_S$  pin can be simply connected to the rectified voltage (Figure 17b case) still through a diode. The diodes prevent the pin voltage from going below ground. A resistor in series with the diodes can be used for protection. It should be less than 20 k not to alter the accuracy of the input voltage measurement.




Figure 17. High-Voltage Input Connection




Figure 18. Brown-Out Detection

#### **BROWN-OUT PROTECTION**

The controller is enabled once the  $V_S$  pin voltage is above the upper brownout threshold,  $V_{BO(start)}$ , typically 95 V, and  $V_{CC}$  reaches  $V_{CC(on)}$ . The brownout timer  $(t_{BO(blank)})$  of typically 650 ms) is enabled once the  $V_S$  pin voltage drops below the lower brownout threshold,  $V_{BO(stop)}$ , which is 87 V typically and a brown-out fault is detected if  $V_{VS}$  doesn't exceed  $V_{BO(stop)}$  before the brownout timer expires. The timer is set long enough to pass line-dropout tests. The timer ramp starts charging once the  $V_S$  pin voltage drops below  $V_{BO(stop)}$ .

When the line recovers, the circuit does not resume operation until  $V_{\rm CC}$  is above the startup threshold ( $V_{\rm CC(on)}$  of 10.5 V typically) so that a clean restart is obtained

# LINE RANGE DETECTION

The input voltage range is detected based on the peak voltage measured at the  $V_S\,\text{pin}.$ 

The controller compares  $V_{VS}$  to the high-line select threshold,  $V_{lineselect(HL)}$ , typically 236 V. A blanking time  $T_{filter(VS)}$  of 300  $\mu$ s typically, prevents erroneous detection due to noise. Once  $V_{VS}$  exceeds  $V_{lineselect(HL)}$ , the PFC stage operates in "high-line" (Europe/Asia).

The controller switches back to "low-line" mode if  $V_{VS}$  remains below  $V_{lineselect(LL)}$  (which is 222 V typically, i.e., 14 V less than  $V_{lineselect(HL)}$ , thus offering an hysteresis) for the  $t_{line}$  timer delay (25 ms typically).

If the controller transitions to "low-line", it is prevented from switching back to "high-line" until the lockout timer *t*<sub>line(lockout)</sub> (typically 500 ms), expires. The timer and logic is included to prevent unwanted noise from toggling the operating line level.

The line range detection circuit optimizes the operation for universal (wide input mains) applications. Practically, in "high-line":

- The regulation bandwidth and the CCM gain are divided by 4
- The V<sub>CONTROL</sub> below which frequency foldback starts is reduced by 2.

# **OFF MODE**

The circuit turns off when the circuit detects one of the following major faults:

- BONOK: a brown-out fault is detected (too low a line voltage for proper operation).
- BUV: too low a bulk voltage is detected for proper operation of the downstream converter.
- TSD: The thermal shutdown protection stops the circuit operation when the junction temperature (T<sub>J</sub>) exceeds 150°C typically. The controller remains off until T<sub>J</sub> goes below nearly 100°C.
- UVLO: Incorrect feeding of the circuit
- UVP: an Output Under-Voltage situation is detected when  $V_{FB}$  is less than  $V_{UVP}$  (12% of  $V_{REF}$ , typically)




Figure 19. Faults Leading to the OFF Mode

When one of the TSD, UVP, UVLO faults is detected, the part immediately turns off:

- The DRV pin is disabled.
- The pfcOK pin is grounded
- The circuit consumption drops to I<sub>CC1</sub>

When a BUV fault is detected, *pfcOK* immediately turns low to disable the downstream converter but the part does not stop operating. Instead, a soft–stop sequence is forced to gradually decay the power delivery until the *staticOVP* level is reached. At that moment, the circuit turns off.

When a BONOK fault is detected, *pfcOK* keeps high and the part enters a soft–stop sequence to gradually decay the power delivery until the *staticOVP* level is reached. At that moment, the circuit turns off leading the drive pin to be disabled, the *pfcOK* output to be grounded and the circuit consumption to be reduced.

When the fault having caused the off mode is removed, the circuit does not recover until  $V_{CC}$  exceeds  $V_{CC(on)}$ .

#### **FAILURE DETECTION**

When manufacturing a power supply, elements can be accidentally shorted or improperly soldered. Such failures can also happen to occur later on because of the components fatigue or excessive stress, soldering defaults or external interactions. In particular, adjacent pins of controllers can be shorted, a pin can be grounded or badly connected. Such open/short situations are generally required not to cause fire, smoke nor big noise. The NCP1655 integrates functions that ease meeting this requirement. Among them, we can list:

# • Floating feedback pin

A 250 nA sink current source pulls down the FB voltage so that the UVP protection trips and prevents the circuit from operating if this pin is floating. This current source is small (450 nA maximum) so that its impact on the

output regulation and OVP levels remain negligible with the resistor dividers typically used to sense the bulk voltage.

# • Improper connection of the ZCD pin

The ZCD pin sources a 1  $\mu$ A current to pull up the pin voltage and hence disable the part if the pin is floating. If the ZCD pin is grounded before operation, the circuit cannot monitor the ZCD signal and no DRV pulse can be generated until the DCM minimum frequency ramp has elapsed. At that moment, the circuit sources a 250  $\mu$ A current source to pull-up the ZCD pin voltage. No drive pulse is initiated until the ZCD pin voltage exceeds the ZCD 1 V threshold. Hence, if the pin is grounded, the circuit stops operating. Circuit operation requires the pin impedance to be 7.5 k $\Omega$  or more, the tolerance of the NCP1655 impedance testing function being considered over the -40  $^{\circ}$ C to 125  $^{\circ}$ C temperature range.

# • Improper connection of the CS pin

A comparator to 250 mV senses the CS pin. If the CS pin exceeds this level for 1 or 2 µs, the part is off for the 800 µs delay time. In addition, the CS pin sources a 1 µA current to pull up the pin voltage and hence disable the part if the pin is floating. The CS short-to-ground is also detected as follows: whenever the input voltage is higher than the brown-out threshold and no ICS current higher than  $I_{in-rush}$  is detected at the end of a MOSFET conduction phase (DRV high), the circuit sources a 250 µA current source to pull-up the CS pin voltage. No drive pulse is initiated until the CS pin voltage exceeds the 250 mV fault threshold. Hence, if the pin is grounded, the circuit stops operating. Circuit operation requires the pin impedance to be 1.5 k $\Omega$  or more, the tolerance of the NCP1655 impedance testing function being considered over the -40 °C to 125 °C temperature range.

# ORDERING INFORMATION

Device Order Number	Specific Device Marking	Package Type	Shipping <sup>†</sup>
NCP1655ADR2G	NCP1655A	SOIC-9 NB (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.