# [LDO Regulator](https://www.onsemi.com/products/power-management/dc-dc-controllers-converters-regulators/ldo-regulators-linear-voltage-regulators) - Ultra-Low Iq, Dual Power Mode 50 nA, 80 mA

# NCP171

The NCP171 is a Dual mode LDO offering up to 80 mA in Active Mode and as low as 50 nA of Iq in Low Power Mode. The Dual Mode function is selectable with the ECO pin allowing for dynamic switching between Active and Low Power Modes, ideal in long life battery powered applications.

The output Voltage in Low Power mode can be lowered by an internally factory programmed value ranging 50 mV, 100 mV, 150 mV or 200 mV with respect to the nominal output voltage in Active Mode. This feature further lowers the application consumption in sleep mode. The NCP171 is in the SLIQ (Super Low Iq) LDO family and is available in small XDFN4 1.2 x 1.2 package.

## **Features**

- Operating Input Voltage Range: 1.7 V to 5.5 V
- Output Voltage Range: 0.6 V to 3.3 V (50 mV steps)
- Low Power Mode / Active Mode Externally Controlled by ECO pin
- Internally Factory Programmable Output Voltage Offset for Low Power/Active Mode to 50 mV, 100 mV, 150 mV, 200 mV
- Quiescent Current of 50 nA at No Load, (Low Power mode)
- Maximum Current 80 mA in Active Mode and 5 mA in Low Power Mode
- Low Dropout: 41 mV Typ. at 80 mA (Vout = 3.3 V)
- ±2% Output Voltage Accuracy in Active Mode
- High PSRR: 65 dB at 1 kHz in Active Mode
- Active Output Discharge for Fast Output Turn−Off
- Current Limitation, Thermal Shutdown
- Available in Small XDFN4 1.2x1.2 Package
- These are Pb−Free Devices

## **Typical Applications**

- IoT
- RFID
- Portable Communication Equipment
- Consumer Electronics



**Figure 1. Typical Application Schematic**



# **ON Semiconductor®**

**[www.onsemi.com]( http://www.onsemi.com/)**



**XDFN4 1.2x1.2 AM SUFFIX CASE 711BC**

## **MARKING DIAGRAM**



XX = Specific Device Code M = Date Code





## **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page [20](#page-19-0) of this data sheet.

**NCP171**



**Figure 2. Simplified Schematic Block Diagram**





## **Table 2. ABSOLUTE MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114)

ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78

#### **Table 3. THERMAL CHARACTERISTICS** (Note 3)



3. This data was derived by thermal simulations for a single device mounted on the 40 mm x 40 mm x 1.6 mm FR4 PCB with 2−ounce 800 sq mm copper area on top and bottom.



<span id="page-3-0"></span>

[4](#page-4-0). Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at  $T_J = T_A$ = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible

[5](#page-4-0). The Offset voltage is internally programed to 50 mV, 100 mV, 150 mV or 200 mV. See the table ORDERING INFORMATION for more details. [6](#page-4-0). The Dropout at Nominal Output Voltage below 1.8 V and output current 80 mA was not defined and tested. The dropout at Nominal Output Voltage above 1.8 V was characterized when VOUT falls 3% below the nominal regulated voltage.

[7](#page-4-0). Shutdown Current is the current flowing into the IN pin when the device is in the disable state  $(V_{ENA} < 0.4 V)$ .

[8](#page-4-0). Guaranteed by design and characterization.

<span id="page-4-0"></span>



4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at  $T_J = T_A$ = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible

5. The Offset voltage is internally programed to 50 mV, 100 mV, 150 mV or 200 mV. See the table ORDERING INFORMATION for more details. 6. The Dropout at Nominal Output Voltage below 1.8 V and output current 80 mA was not defined and tested. The dropout at Nominal Output

Voltage above 1.8 V was characterized when VOUT falls 3% below the nominal regulated voltage.

7. Shutdown Current is the current flowing into the IN pin when the device is in the disable state  $(V_{ENA} < 0.4 V)$ .

8. Guaranteed by design and characterization.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **APPLICATION INFORMATION**

A typical application circuit for NCP171 series is shown in Figure 3.



**Figure 3. Typical Application Schematic**

#### **Input Decoupling Capacitor (C1)**

A 1.0  $\mu$ F ceramic input decoupling capacitor should be connected as close as possible to the input and ground pin of the NCP171. Higher values and lower ESR improves line transient response.

#### **Output Decoupling Capacitor (C2)**

 $A$  1.0  $\mu$ F ceramic output decoupling capacitor is sufficient to achieve stable operation of the IC. If tantalum capacitor is used, and its ESR is high, the loop oscillation may result. If output capacitor is composed from few ceramic capacitors in parallel, the operation can be unstable. The capacitor should be connected as close as possible to the output and ground pin. Larger values and lower ESR improves dynamic parameters. The maximum capacitor  $4.7 \mu$ F could be connected to the output in order to keep stable operation.

#### **ECO Mode, Voltage Scaling**

The NCP171 has two distinct modes of operation, Active mode and Low Power mode, selectable with the ECO pin. When asserted low the ECO pin switches the device to Low Power mode with reduced load of 5 mA and while significantly reducing the quiescent current down to 50 nA. Further system level power reduction is made possible by reducing the output Voltage by the internally programmed offsets of 50 mV, 100 mV, 150 mV and 200 mV in Low Power mode. When asserted high the ECO pin switches the device to Active mode. Active mode features higher loads, up to 80 mA, Faster transient, High PSRR and lower noise.

Upon startup by Enable or Input Voltage the NCP171 defaults into Active mode, regardless of the state of the ECO pin, to enable fast and stable startup to the target output voltage. The duration of this enforced Active mode is typically 35 ms. This function helps to absorb high current spikes for the proper charging of output capacitor and startup current of the customer's application. The transitions from

Low power mode to Active mode and reversely are depicted in Typical Characteristics chapter.

#### **Enable Operation**

The NCP171 device uses the ENA pin to enable/disable its device. If the ENA pin voltage is higher than 1.2 V the device is guaranteed to be enabled. The voltage below 0.4 V at the ENA pin assures turned−off output voltage. The active discharge transistor is active so that the output voltage VOUT is pulled to GND through the internal NMOS with  $R_{DS(0n)}$  about 50 ohms. In the disable state the device consumes as low as 30 nA from the VIN. In the case where the ENABLE function isn't required the ENA pin should be tied directly to VIN.

#### **Thermal**

As power across the NCP171 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature rise for the part. This is stating that when the NCP171 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation.

The power dissipation across the device can be roughly represented by the equation:

$$
P_D = (V_{IN} - V_{OUT}) \cdot I_{OUT} [W]
$$
 (eq. 1)

The maximum power dissipation depends on the thermal resistance of the case and circuit board, the temperature differential between the junction and ambient, PCB orientation and the rate of air flow.

The maximum allowable power dissipation can be calculated using the following equation:

$$
P_{MAX} = (T_{JUNCTION} - T_{AMBIENT}) / \theta_{JA} [W] \quad (eq. 2)
$$

Where  $(T_{JUNCTION} - T_{AMBIENT})$  is the temperature differential between the junction and the surrounding environment and  $\theta_{JA}$  is the thermal resistance from the junction to the ambient.

Connecting the exposed pad or non connected pins to a large ground pad or plane helps to conduct away heat and improves thermal relief.

#### **PCB layout**

Make VIN and GND line sufficient. If their impedance is high, noise pickup or unstable operation may result. Connect capacitors C1 and C2 as close as possible to the IC, and make wiring as short as possible.



























#### **TYPICAL CHARACTERISTICS**

**Mode**











**Figure 54. PSRR vs. Frequency in Low Power Mode**



**Figure 56. PSRR vs. Frequency in Low Power Mode**



**Figure 55. PSRR vs. Frequency in Active Mode**







**Figure 63. Line Transient Response in Active Mode**



**Figure 64. Line Transient Response in Low Power Mode**







**Figure 68. Line Transient Response in Low Power Mode**



**Figure 65. Line Transient Response in Active Mode**



**Figure 67. Line Transient Response in Active Mode**



**Figure 69. Line Transient Response in Active Mode**



**Figure 70. Load Transient Response in Low Power Mode**



**Figure 72. Load Transient Response in Low Power Mode**



**Figure 74. Load Transient Response in Low Power Mode**



**Figure 71. Load Transient Response in Active Mode**



**Figure 73. Load Transient Response in Active Mode**



**Figure 75. Load Transient Response in Active Mode**



**Figure 76. Load Transient Response in Low Power Mode**



**Figure 77. Load Transient Response in Active Mode**







**Figure 80. Startup by Input Voltage in Low Power Mode**



**Figure 79. Startup by Enable in Low Power Mode**



**Figure 81. Output Voltage vs. ECO Voltage**

<span id="page-19-0"></span>

**Figure 82. Transition from Low Power Mode to Active Mode**



**Figure 83. Transition from Active Mode to Low Power Mode**

## **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and **all are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula **DOCUMENT NUMBER: 98AON04908G DESCRIPTION:** Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **XDFN4, 1.2X1.2, 0.8P PAGE 1 OF 1**