onsemi

MARKING DIAGRAMS

1.5 A, Step-Up/Down/ Requlators

Regulators NCP3063, NCP3063B,

The NCP3063 Series is a higher frequency upgrade to the popular MC34063A and MC33063A monolithic DC−DC converters. These devices consist of an internal temperature compensated reference, comparator, a controlled duty cycle oscillator with an active current limit circuit, a driver and a high current output switch. This series was specifically designed to be incorporated in Step−Down, Step−Up and Voltage−Inverting applications with a minimum number of external components.

Features

- Operation to 40 V Input
- Low Standby Current
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation of 150 kHz
- Precision 1.5% Reference
- New Features: Internal Thermal Shutdown with Hysteresis Cycle−by−Cycle Current Limiting
- Pb−Free Packages are Available

Applications

- Step−Down, Step−Up and Inverting supply applications
- High Power LED Lighting
- Battery Chargers

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [16](#page-15-0) of this data sheet.

Figure 4. Block Diagram

PIN DESCRIPTION

MAXIMUM RATINGS (measured vs. Pin 4, unless otherwise noted)

POWER DISSIPATION AND THERMAL CHARACTERISTICS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:

Pin 1−8: Human Body Model 2000 V per AEC Q100−002; 003 or JESD22/A114; A115 Machine Model Method 200 V

2. This device contains latch−up protection and exceeds 100 mA per JEDEC Standard JESD78.

3. The relation between junction temperature, ambient temperature and Total Power dissipated in IC is $T_J = T_A + R_\theta$. P_D

4. The pins which are not defined may not be loaded by external signals

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_J = T_{low} to T_{high} [Note 5], unless otherwise specified)

TOTAL DEVICE

5. NCP3063: $T_{low} = 0$ °C, $T_{high} = +70$ °C;

NCP3063B, NCV3063: T_{low} = −40°C, T_{high} = +125°C

6. The V_{IPK(Sense)} Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turn–off value depends
on comparator response time and di/dt current slope. See the Operating Desc

7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

8. NCV prefix is for automotive and other applications requiring site and change control.

Figure 5. Oscillator Frequency vs. Oscillator Timing Capacitor

Figure 6. Oscillator Frequency vs. Supply Voltage

Figure 7. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Temperature

Figure 9. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Emitter Current

Figure 8. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Temperature

Figure 13. Standby Supply Current vs. Supply Voltage V_{CC}, SUPPLY VOLTAGE (V) 3.0 8.0 28 33 38 13 18 23 43

www.onsemi.com 6

INTRODUCTION

The NCP3063 is a monolithic power switching regulator optimized for dc to dc converter applications. The combination of its features enables the system designer to directly implement step−up, step−down, and voltage− inverting converters with a minimum number of external components. Potential applications include cost sensitive consumer products as well as equipment for industrial markets. A representative block diagram is shown in Figure [4](#page-1-0).

Operating Description

The NCP3063 is a hysteretic, dc−dc converter that uses a gated oscillator to regulate output voltage. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure 14. The output voltage waveform shown is for a step−down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle

controlled by the oscillator, thus pumping up the output filter capacitor. When the output voltage level reaches nominal, the output switch next cycle turning on is inhibited. The feedback comparator will enable the switching immediately when the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles. (See AN920/D for more information).

Oscillator

The oscillator frequency and off−time of the output switch are programmed by the value selected for timing capacitor C_T . Capacitor C_T is charged and discharged by a 1 to 6 ratio internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum $t_{ON}/(t_{ON} + t_{OFF})$ of the switching converter as $6/(6 + 1)$ or 0.857 (typical) The oscillator peak and valley voltage difference is 500 mV typically. To calculate the C_T capacitor value for required oscillator frequency, use the equations found in Figure [15](#page-8-0). An Excel based design tool can be found at www.onsemi.com on the NCP3063 product page.

Figure 14. Typical Operating Waveforms

Peak Current Sense Comparator

With a voltage ripple gated converter operating under normal conditions, output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the I_{pk} Current Sense comparator will protect the Darlington output Switch. The switch current is converted to a voltage by inserting a fractional ohm resistor, R_{SC} , in series with V_{CC} and the Darlington output switch. The voltage drop across R_{SC} is monitored by the Current Sense comparator. If the voltage drop exceeds 200 mV with respect to V_{CC} , the comparator will set the latch and terminate output switch conduction on a cycle−by−cycle basis. **This Comparator/Latch configuration ensures that the Output Switch has only a single on−time during a given oscillator cycle.**

The V_{IPK(Sense)} Current Limit Sense Voltage threshold is specified at static conditions. In dynamic operation the sensed current turn−off value depends on comparator response time and di/dt current slope.

Figures [16](#page-9-0) through [24](#page-11-0) show the simplicity and flexibility of the NCP3063. Three main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

Figure [15](#page-8-0) gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3063 can be found at www.onsemi.com.

Figures [25](#page-12-0) through [31](#page-15-0) show typical NCP3063 applications with external transistors. This solution helps to Real $V_{\text{turn-off}}$ on R_{sc} resistor

 $V_{\text{turn off}} = V_{\text{ipk(sense)}} + \text{Rs} \cdot (\text{t_delay} \cdot \text{di/dt})$

Typical I_{nk} comparator response time t delay is 350 ns. The di/dt current slope is growing with voltage difference on the inductor pins and with decreasing inductor value.

It is recommended to check the real max peak current in the application at worst conditions to be sure that the max peak current will never get over the 1.5 A Darlington Switch Current max rating.

Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 160°C, the Output Switch is disabled. The temperature sensing circuit is designed with 10°C hysteresis. The Switch is enabled again when the chip temperature decreases to at least 150°C threshold. **This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.**

Output Switch

The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A.

APPLICATIONS

increase output current and helps with efficiency still keeping low cost bill of materials. Typical schematics of boost configuration with NMOS transistor, buck configuration with PMOS transistor and buck configuration with LOW $V_{CE(sat)}$ PNP are shown.

Another advantage of using the external transistor is higher operating frequency which can go up to 250 kHz. Smaller size of the output components such as inductor and capacitor can be used then.

9. V_{SWCE} - Darlington Switch Collector to Emitter Voltage Drop, refer to Figures [7, 8, 9](#page-4-0) and [10](#page-4-0).

10.VF − Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.

11. The calculated t_{on}/t_{off} must not exceed the minimum guaranteed oscillator charge to discharge ratio.

The Following Converter Characteristics Must Be Chosen:

 V_{in} – Nominal operating input voltage.

- Vout − Desired output voltage.
- Iout − Desired output current.

 $ΔI_L$ – Desired peak–to–peak inductor ripple current. For maximum output current it is suggested that $ΔI_L$ be chosen to be less than 10% of the average inductor current $I_{L(avg)}$. This will help prevent $I_{pk(Switch)}$ from reaching the current limit threshold set by R_{SC}. If the design goal is to use a minimum inductance value, let $\Delta I_L = 2(I_{L(avg)})$. This will proportionally reduce converter output current capability.

f − Maximum output switch frequency.

Vripple(pp) − Desired peak−to−peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor C_O should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.

Figure 15. Design Equations

Figure 16. Typical Buck Application Schematic

Value of Components

Test Results

Figure 17. Buck Demoboard Layout

Figure 19. Typical Boost Application Schematic

Value of Components

Test Results

Figure 20. Boost Demoboard Layout

Figure 22. Typical Voltage Inverting Application Schematic

Value of Components

Test Results

Figure 25. Typical Boost Application Schematic with External NMOS Transistor

Figure 26. Typical Efficiency for Application Shown in Figure 25.

External transistor is recommended in applications where wide input voltage ranges and higher power is required. The suitable schematic with an additional NMOS transistor and its driving circuit is shown in the Figure 25. The driving circuit is controlled from SWE Pin of the NCP3063 through frequency compensated resistor divider R7/R8. The driver IC2 is **onsemi** low cost dual NPN/PNP transistor BC846BPD. Its NPN transistor is connected as a super diode for charging the gate capacitance. The PNP transistor works as an emitter follower for discharging the gate capacitor. This configuration assures sharp driving edge between 50 − 100 ns as well as it limits power consumption of R7/R8 divider down to 50 mW. The output current limit is balanced by resistor R3. The fast switching with low $R_{DS(0n)}$ NMOS transistor will achieve efficiencies up to 85% in automotive applications.

Figure 27. Typical Buck Application Schematic with External PMOS Transistor

Figure 28. NCP3063 Efficiency vs. Output Current for Buck External PMOS at V_{out} = 3.3 V, \dot{f} = 220 kHz,
 $T_A = 25^\circ C$ $T_A = 25^\circ C$

Figure 27 shows typical buck configuration with external PMOS transistor. The principle of driving the Q2 gate is the same as shown in Figure 27.

Resistor R6 connected between TC and SWE pin provides a pulsed feedback voltage. It is recommended to use this pulsed feedback approach on applications with a wide input voltage range, applications with the input voltage over +12 V or applications with tighter specifications on output ripple. The suitable value of resistor R6 is between 10k − 68k. The pulse feedback approach increases the operating frequency by about 20%. It also creates more regular switching waveforms with constant operating frequency which results in lower output ripple voltage and improved efficiency.

The pulse feedback resistor value has to be selected so that the capacitor charge and discharge currents as listed in the electrical characteristic table, are not exceeded. Improper selection will lead to errors in the oscillator operation. The maximum voltage at the TC Pin cannot exceed 1.4 V when implementing pulse feedback.

Figure 29. Typical Buck Application Schematic with External Low V_{CE}(sat) PNP Transistor

Figure 30. NCP3063 Efficiency vs. Output Current for External Low V_{CE(sat)} at V_{in} = +5 V, f = 160 kHz,
 $T_A = 25^{\circ}C$ $T_A = 25^\circ C$

Typical application of the buck converter with external bipolar transistor is shown in the Figure 29. It is an ideal solution for configurations where the input and output voltage difference is small and high efficiency is required. NSS35200, the low $V_{CE(sat)}$ transistor from **onsemi** will be ideal for applications with 1 A output current, the input voltages up to 15 V and operating frequency 100 − 150 kHz. The switching speed could be improved by using desaturation diode D2.

Figure 31. Typical Schematic of Buck Converter with RC Snubber and Pulse Feedback

In some cases where there are oscillations on the output due to the input/output combination, output load variations or PCB layout a snubber circuit on the SWE Pin will help minimize the oscillation. Typical usage is shown in the Figure 31. C3 values can be selected between 2.2 nF and 6.8 nF and R4 can be from 10 Ω to 22 Ω .

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV prefix is for automotive and other applications requiring site and change control.

DOCUMENT NUMBER: 98AON15232D DESCRIPTION: Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DFN8, 4X4, 0.8P PAGE 1 OF 1**

ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula

XXXX = Specific Device Code

- $A = A$ ssembly Location
WL = Wafer Lot
- $=$ Wafer Lot
- $YY = Year$
- WW = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part markli
Pb−Free indicator, "G" or microdot " ■", may or may not be present.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR
3. COLLECTOR 3. COLLECTOR
4. EMITTER **EMITTER** 5. EMITTER
6. BASE 6. BASE
7 RASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1
8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.
2. SOU 2. SOURCE
3. SOURCE **SOURCE** 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC
2. V2O V₂OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5
6. COMMON AL 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C
3. REX 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT **IOUT** STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1
PIN 1. COLLECTOR, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2
4 COLLECTOR #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, $#2$
7 BASE $#1$ 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE
7. GATE **GATE** 7. GATE
7. GATE
8. SOUR 8. SOURCE STYLE 10: PIN 1. GROUND
2. BIAS 1 BIAS 1 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROU GROUND STYLE 14: PIN 1. N−SOURCE
2. N−GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. CATHODE CATHODE STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND
2 dv/dt 2. dv/dt
3. ENAI 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:
PIN 1. D 1. DRAIN 1.
2. DRAIN 1. 2. DRAIN 1
3. GATE 2 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1
3. DRAIN, #2 3. DRAIN, #2
4. DRAIN, #2 4. DRAIN, #2
5. GATE, #2 $GATE, #2$ 6. SOURCE, #2 GATF_{#1} 8. SOURCE, #1 STYLE 7: PIN 1. INPUT
2. EXTER 2. EXTERNAL BYPASS
3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN
6. GATE 3 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2 6. DRAIN 2
7. DRAIN 1 7. DRAIN 1
8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1
2. ANODE 1 2. ANODE 1
3 ANODE 1 ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2
6 MIRROB MIRROR₂ 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN
2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN
5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND
7. COMMON ANODE/GND 5. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+
5. SOURC 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE
8 DRAIN **DRAIN**

STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE
5. ANODE 5. ANODE
5. ANODE
6. ANODE

6. ANODE
7 ANODE 7. ANODE 8. COMMON CATHODE

STYLE 12:

STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1

PIN 1. SOURCE
2. SOURCE **SOURCE** 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2
7. COLLECTOR, DIE #1 7. COLLECTOR, DIE #1
8. COLLECTOR, DIE #1 COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N)
2. GATE (N) GATE (N) 3. SOURCE (P)
4. GATE (P) 4. GATE (P) 5. DRAIN
6 DRAIN **DRAIN** 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET
4. GND 4. GND
5. V_MC
6. VBUL 5. V_MON 6. VBULK
7. VBULK

7. VBULK 8. VIN

5. COLLECTOR, #2
6. COLLECTOR, #2 6. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1 7. COLLECTOR, #1 COLLECTOR, #1