Controlled Load Switch with Auto-Discharge Path, 3 A

Description

The NCP336 and NCP337 are very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail for the NCP337 part only.

Proposed in a wide input voltage range from 1.2 V to 5.5 V, in a small 1 x 1.5 mm WLCSP6, pitch 0.5 mm.

Features

- 1.2 V 5.5 V Operating Range
- $21 \text{ m}\Omega \text{ P}$ MOSFET at 4.5 V
- DC Current up to 3 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP6 1 x 1.5 mm
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices




ON Semiconductor®

http://onsemi.com




WLCSP6 FC SUFFIX CASE 567FH

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.





Pin Name	Pin Number	Туре	Description
IN	A2, B2	POWER	Load-switch input voltage; connect a 1 μF or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	C1	POWER	Ground connection.
EN	C2	INPUT	Enable input, logic high turns on power switch.
OUT	A1, B1	OUTPUT	Load-switch output; connect a 1 μF ceramic capacitor from OUT to GND as close as possible to the IC is recommended.

Table 1. PIN FUNCTION DESCRIPTION




Figure 2. Block Diagram

Table 2. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins: (Note 1)	V _{EN,} V _{IN,} V _{OUT}	-0.3 to + 7.0	V
From IN to OUT Pins: Input/Output (Note 1)	V _{IN,} V _{OUT}	0 to + 7.0	V
Maximum Junction Temperature	TJ	-40 to + 125	°C
Storage Temperature Range	T _{STG}	-40 to + 150	°C
Moisture Sensitivity (Note 2)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. OPERATING CONDITIONS

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IN}	Operational Power Supply			1.2		5.5	V
V _{EN}	Enable Voltage			0		5.5	
T _A	Ambient Temperature Range			-40	25	+85	°C
Τ _J	Junction Temperature Range			-40	25	+125	°C
C _{IN}	Decoupling input capacitor			1			μF
C _{OUT}	Decoupling output capacitor			1			μF
R_{\thetaJA}	Thermal Resistance Junction to Air	WLCSP package (Note 3)			100		°C/W
I _{OUT}	Maximum DC current					3	A
PD	Power Dissipation Rating (Note 4)	$T_A \le 25^\circ C$	WLCSP package		0.66		W
		$T_A = 85^{\circ}C$	WLCSP package		0.26		W

1. According to JEDEC standard JESD22–A108.

2. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

3. The $R_{\theta JA}$ is dependent of the PCB heat dissipation and thermal via.

4. The maximum power dissipation ($_{\text{PD}}$) is given by the following formula:

$$P_{\rm D} = \frac{T_{\rm JMAX} - T_{\rm A}}{R_{\rm \theta JA}}$$

Table 4. ELECTRICAL CHARACTERISTIC Min & Max Limits apply for T _A between -40°C to +85°C for V _{IN} between 1.2 V to 5.5 V	
(Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}C$ and $V_{IN} = 5 V$ (Unless otherwise noted).	

Symbol	Parameter		Conditions	Min	Тур	Max	Unit	
POWER SWITCH								
R _{DSON}	Static drain-source	Vin = 5.5 V	I = 1 A (Note 5)		20	22	mΩ	
	on-state resistance	Vin = 4.5 V	I = 500 mA (Note 5)		21	25		
		Vin = 3.3 V	I = 500 mA (Note 5)		23	28		
		Vin = 2.5 V	I = 500 mA (Note 5)		28	35		
		Vin = 1.8 V	I = 250 mA (Note 5)		40	45		
		Vin = 1.2 V	T _A = 25°C, I = 200 mA		95	120		
Rdis	Output discharge path	EN = low			70	90	Ω	
VIH	High-level input voltage			0.9			V	
VIL	Low-level input voltage					0.5	1	
R _{pd}	EN pull down resistor				5		MΩ	


QUIESCENT CURRENT

Istd	Standby current	Vin = 4.2 V	EN = low, No load		1	μΑ
lq	Quiescent current	Vin = 4.2 V	EN = high, No load		1	μA

TIMINGS

T _{EN}	Enable time	Vin = 3.6 V	R_L = 25 Ω , Cout = 1 μ F	323	μs
T _R	Output rise time	(Note 6)	$R_L = 25 \Omega$, Cout = 1 μ F	810	
T _{ON}	ON time (T _{EN} + T _R)		$R_L = 25 \Omega$, Cout = 1 μ F	1130	
T _F	Output fall time		NCP337. R _L = 25 Ω , Cout = 1 μ F	42	


Guaranteed by design and characterization
Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground




TIMINGS

Figure 3. Enable, Rise and Fall Time

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS






Figure 12. Enable Time and Rise Time




Figure 13. Disable Time and Fall Time

FUNCTIONAL DESCRIPTION

Overview

The NCP337 is a high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 1.2 V to 5.5 V.

Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of Vin of 1.2 V and EN forced to high level.

Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and Vin > 1.2 V.

In order to limit the current across the internal discharge Nmosfet, the typical value is set at 70 Ω .

Cin and Cout Capacitors

IN and OUT, 1 μ F, at least, capacitors must be placed as close as possible the part to for stability improvement.

APPLICATION INFORMATION

Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

• $P_D = R_{DS(on)} x (I_{OUT})^2$ $P_D = Power dissipation (W)$ $R_{DS(on)} = Power MOSFET on resistance (\Omega)$ $I_{OUT} = Output current (A)$ • $T_J = P_D x R_{\theta JA} + T_A$

 T_J = Junction temperature (°C) $R_{\theta JA}$ = Package thermal resistance (°C/W) T_A = Ambient temperature (°C)

PCB Recommendations

The NCP337 integrates an up to 3 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R_{\theta JA}$ of the package can be decreased, allowing higher power dissipation.




Figure 14. Routing Example: 2 oz, 4 layers with vias across 2 internal inners.

Example of application definition.

$$T_J - T_A = R_{\theta JA} \times P_D = R_{\theta JA} \times R_{DS(on)} \times I^2$$

T_J: junction temperature.

T_A: ambient temperature.

 R_{θ} = Thermal resistance between IC and air, through PCB. $R_{DS(on)}$: intrinsic resistance of the IC Mosfet. I: load DC current.

Taking into account of R_{θ} obtain with:

• 1 oz, 2 layers: 100°C/W.

At 3 A, 25°C ambient temperature, $R_{DS(on)}$ 20 m Ω @ Vin 5 V, the junction temperature will be:

 ${\rm T_J} = {\rm T_A} + {\rm R_\theta} \times {\rm P_D} = 25 + (0.024 \times 3^2) \times 100 = 43^{o}{\rm C}$

Taking into account of R_{θ} obtain with:

• 2 oz, 4 layers: 60°C/W.

At 3 A, 65°C ambient temperature, $R_{DS(on)}$ 24 m Ω @ Vin 5 V, the junction temperature will be:


$$T_{J} = T_{A} + R_{\theta} \times P_{D} = 65 + (0.024 \times 3^{2}) \times 60 = 78^{\circ}C$$

ORDERING INFORMATION

Device	Marking	Option	Package	Shipping [†]
NCP337FCT2G	AC	Auto discharge	WLCSP 1 x 1.5 mm	3000 Tape / Reel
NCP336FCT2G	AF	Without Autodischarge	WLCSP 1 x 1.5 mm	3000 Tape / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





DOCUMENT NUMBER:	98AON79918E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: WLCSP6, 1.00X1.50 PAG						
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

© Semiconductor Components Industries, LLC, 2019

rights of others.