MOSFET Driver with Dual Outputs for Synchronous Buck Converters

The NCP3420 is a single Phase 12 V MOSFET gate driver optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter. The high-side and low-side driver is capable of driving a 3000 pF load with a 30 ns propagation delay and a 20 ns transition time.

With a wide operating voltage range, high or low side MOSFET gate drive voltage can be optimized for the best efficiency. Internal adaptive nonoverlap circuitry further reduces switching losses by preventing simultaneous conduction of both MOSFETs.

The floating top driver design can accommodate VBST voltages as high as 35 V, with transient voltages as high as 40 V. Both gate outputs can be driven low by applying a low logic level to the Output Disable (OD) pin. An Undervoltage Lockout function ensures that both driver outputs are low when the supply voltage is low, and a Thermal Shutdown function provides the IC with overtemperature protection.


Features


- Thermal Shutdown for System Protection
- Internal Pulldown Resistor Suppresses Transient Turn On of Either MOSFET
- Anti Cross-Conduction Protection Circuitry
- One Input Signal Controls Both the Upper and Lower Gate Outputs
- Output Disable Control Turns Off Both MOSFETs
- Complies with VRM10.x and VRM11.x Specifications
- Undervoltage Lockout
- Thermally Enhanced Package Available
- These are Pb–Free Devices



ON Semiconductor®

http://onsemi.com





ORDERING INFORMATION

Device	Package	Shipping [†]
NCP3420DR2G	SO-8 (Pb-Free)	2500 Tape & Reel
NCP3420MNR2G	DFN8 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Block Diagram

PIN DESCRIPTION

SO-8	DFN8	Symbol	Description
1	1	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between BST and SW pins holds this bootstrap voltage for the high-side MOSFET as it is switched. The recommended capacitor value is between 100 nF and 1.0 μ F. An external diode is required with the NCP3420.
2	2	IN	Logic-Level Input. This pin has primary control of the drive outputs.
3	3	OD	Output Disable. When low, normal operation is disabled forcing DRVH and DRVL low.
4	4	V _{CC}	Input Supply. A 1.0 μF ceramic capacitor should be connected from this pin to PGND.
5	5	DRVL	Output drive for the lower MOSFET.
6	6	PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.
7	7	SWN	Switch Node. Connect to the source of the upper MOSFET.
8	8	DRVH	Output drive for the upper MOSFET.

MAXIMUM RATINGS

Rating	Value	Unit	
Operating Ambient Temperature, T _A		0 to 85	°C
Operating Junction Temperature, T _J (Note 1)		0 to 150	°C
Package Thermal Resistance: SO-8 Junction-to-Case, R _{0JC} Junction-to-Ambient, R _{0JA} (2-Layer Board) Package Thermal Resistance: DFN8 (Note 2) Junction-to-Case, R _{0JC} (From die to exposed pad) Junction-to-Ambient, R _{0JA}		45 123 7.5 55	°C/W °C/W °C/W
Storage Temperature Range, T _S		-65 to 150	°C
Lead Temperature Soldering (10 sec): Reflow (SMD styles only)	Pb-Free (Note 3)	260 peak	°C
JEDEC Moisture Sensitivity Level	SO-8 (260 peak profile)	1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. Internally limited by thermal shutdown, 150°C min.
2. 2 layer board, 1 in² Cu, 1 oz thickness.
3. 60–180 seconds minimum above 237°C.

NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.

MAXIMUM RATINGS

Pin Symbol	Pin Name	V _{MAX}	V _{MIN}
V _{CC}	Main Supply Voltage Input	15 V	–0.3 V
PGND	Ground	0 V	0 V
BST	Bootstrap Supply Voltage Input	35 V wrt/PGND 40 V ≤ 50 ns wrt/PGND 15 V wrt/SW	−0.3 V wrt/SW
SW	Switching Node (Bootstrap Supply Return)	35 V DC 40 V < 50 ns	-5.0 V DC -10 V < 200 ns
DRVH	High–Side Driver Output	BST + 0.3 V 35 V ≤ 50 ns wrt/PGND 15 V wrt/SW	–0.3 V wrt/SW –2.0 V < 200 ns wrt/SW
DRVL	Low-Side Driver Output	V _{CC} + 0.3 V	-0.3 V DC -5.0 V < 200 ns
IN	DRVH and DRVL Control Input	6.5 V	–0.3 V
OD	Output Disable	6.5 V	–0.3 V

NOTE: All voltages are with respect to PGND except where noted.

NCP3420

ELECTRICAL CHARACTERISTICS	ote 4) (V _{CC} = 12 V, T _A = 0°C to +85°C, T _J = 0°C to +125°C unle	ess otherwise noted.)
-----------------------------------	--	-----------------------

Characteristic	Symbol	condition		Тур	Max	Unit
Supply		•				
Supply Voltage Range	V _{CC}	-	4.6	-	13.2	V
Supply Current	I _{SYS}	BST = 12 V, IN = 0 V	_	0.7	6.0	mA
OD Input		•				
Input Voltage High	V _{OD_HI}	-	2.0	-	-	V
Input Voltage Low	V _{OD_LO}	-	-	-	0.8	V
Hysteresis	-	-	-	400	-	mV
Input Current	-	No internal pull-up or pull-down resistors	-1.0	-	+1.0	μA
Propagation Delay Time	t _{pdlOD} t _{pdhOD}	-	1.0 1.0	25 25	45 45	ns ns
PWM Input						
Input Voltage High	V _{PWM_HI}	-	2.0	-	-	V
Input Voltage Low	V _{PWM_LO}	-	-	-	0.8	V
Hysteresis	-	-	-	500	-	mV
Input Current	-	No internal pull-up or pull-down resistors	-1.0	-	+1.0	μA
High-Side Driver						
Output Resistance, Sourcing Current	_	V _{BST} – V _{SW} = 12 V (Note 6)	-	1.8	3.0	Ω
Output Resistance, Sinking Current	-	V _{BST} – V _{SW} = 12 V (Note 6)	-	1.0	2.5	Ω
SW Pulldown Resitance	-	SW to PGND	10	-	55	kΩ
Output Resistance, Unbiased	_	BST-SW = 0 V	10	-	55	kΩ
Transition Times	t _{rDRVH} t _{fDRVH}	$V_{BST} - V_{SW} = 12 \text{ V}, \text{ C}_{LOAD} = 3.0 \text{ nF}$ (See Figure 3)	-	16 11	30 25	ns ns
Propagation Delay (Note 5)	t _{pdhDRVH} t _{pdIDRVH}	$V_{BST} - V_{SW} = 12 \text{ V}, \text{ C}_{LOAD} = 3.0 \text{ nF}$ (See Figure 3)	20 10	30 30	45 45	ns ns
Low-Side Driver						
Output Resistance, Sourcing Current	_	V _{CC} = 12 V (Note 6)	-	1.8	3.0	Ω
Output Resistance, Sinking Current	-	V _{CC} - PGND = 12 V (Note 6)	-	1.0	2.5	Ω
Output Resistance, Unbiased	-	V _{CC} = PGND	10	-	55	kΩ
Timeout Delay	-	DRVH-SW = 0	-	85	-	ns
Transition Times	t _{rDRVL} t _{fDRVL}	$V_{BST} - V_{SW} = 12 \text{ V}, \text{ C}_{LOAD} = 3.0 \text{ nF}$ (See Figure 3)	-	16 11	30 25	ns ns
Propagation Delay (Note 5)	t _{pdh} DRVL t _{pdl} DRVL	V _{BST} – V _{SW} = 12 V, C _{LOAD} = 3.0 nF (Note 6, t _{pdhDRVL} Only) (See Figure 3)	15 10	30 30	45 45	ns ns
Undervoltage Lockout						
UVLO Startup	-	-	3.9	4.3	4.5	V
UVLO Shutdown	_	-	3.7	4.1	4.3	V
Hysteresis	_	-	0.1	0.2	0.4	V
Thermal Shutdown						
Over Temperature Protection	_	(Note 6)	150	170	_	°C
Hysteresis		(Note 6)	_	20	-	°C

All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC).
 For propagation delays, "t_{pdh}" refers to the specified signal going high; "t_{pdl}" refers to it going low.
 GBD: Guaranteed by design; not tested in production. Specifications subject to change without notice.




Figure 2. Output Disable Timing Diagram




Figure 3. Nonoverlap Timing Diagram

APPLICATIONS INFORMATION

Theory of Operation

The NCP3420 are single phase MOSFET drivers designed for driving two N-channel MOSFETs in a synchronous buck converter topology. The NCP3420 will operate from 5 V or 12 V, but have been optimized for high current multi-phase buck regulators that convert 12 V rail directly to the core voltage required by complex logic chips. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3.3 nF load at frequencies up to 1 MHz.

Low-Side Driver

The low-side driver is designed to drive a ground-referenced low RDS(on) N-Channel MOSFET. The voltage rail for the low-side driver is internally connected to the VCC supply and PGND.

High-Side Driver

The high-side driver is designed to drive a floating low RDS(on) N-channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (SW) pin.

The bootstrap circuit is comprised of an external diode, and an external bootstrap capacitor. When the NCP3420 are starting up, the SW pin is at ground, so the bootstrap capacitor will charge up to VCC through the bootstrap diode See Figure 4. When the PWM input goes high, the high–side driver will begin to turn on the high–side MOSFET using the stored charge of the bootstrap capacitor. As the high–side MOSFET turns on, the SW pin will rise. When the high–side MOSFET is fully on, the switch node will be at 12 V, and the BST pin will be at 12 V plus the charge of the bootstrap capacitor (approaching 24 V).

The bootstrap capacitor is recharged when the switch node goes low during the next cycle.

Safety Timer and Overlap Protection Circuit

It is very important that MOSFETs in a synchronous buck regulator do not both conduct at the same time. Excessive shoot-through or cross conduction can damage the MOSFETs, and even a small amount of cross conduction will cause a decrease in the power conversion efficiency.

The NCP3420 prevent cross conduction by monitoring the status of the external mosfets and applying the appropriate amount of "dead–time" or the time between the turn off of one MOSFET and the turn on of the other MOSFET.

When the PWM input pin goes high, DRVL will go low after a propagation delay (tpdIDRVL). The time it takes for the low-side MOSFET to turn off (tfDRVL) is dependent on the total charge on the low-side MOSFET gate. The NCP3420 monitor the gate voltage of both MOSFETs and the switchnode voltage to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer will delay (tpdhDRVH) the turn on of the high-side MOSFET Likewise, when the PWM input pin goes low, DRVH will go low after the propagation delay (tpdDRVH). The time to turn off the high-side MOSFET (tfDRVH) is dependent on the total gate charge of the high-side MOSFET. A timer will be triggered once the high-side mosfet has stopped conducting, to delay (tpdhDRVL) the turn on of the low-side MOSFET

Power Supply Decoupling

The NCP3420 can source and sink relatively large currents to the gate pins of the external MOSFETs. In order to maintain a constant and stable supply voltage (V_{CC}) a low ESR capacitor should be placed near the power and ground pins. A 1 μ F to 4.7 μ F multi layer ceramic capacitor (MLCC) is usually sufficient.

Input Pins

The PWM input and the Output Disable pins of the NCP3420 have internal protection for Electro Static Discharge (ESD), but in normal operation they present a relatively high input impedance. If the PWM controller does not have internal pull–down resistors, they should be added externally to ensure that the driver outputs do not go high before the controller has reached its under voltage lockout threshold. The NCP5381 controller does include a passive internal pull–down resistor on the drive–on output pin.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (CBST) and the internal (or an external) diode. Selection of these components can be done after the high–side MOSFET has been chosen. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum supply voltage. A minimum 50 V rating is recommended. The capacitance is determined using the following equation:

$$C_{BST} = \frac{Q_{GATE}}{\Delta V_{BST}}$$


where QGATE is the total gate charge of the high-side MOSFET, and $\Delta VBST$ is the voltage droop allowed on the high-side MOSFET drive. For example, a NTD60N03 has a total gate charge of about 30 nC. For an allowed droop of 300 mV, the required bootstrap capacitance is 100 nF. A good quality ceramic capacitor should be used.


The bootstrap diode must be rated to withstand the maximum supply voltage plus any peak ringing voltages that may be present on SW. The average forward current can be estimated by:

$$F(AVG) = QGATE \times fMAX$$


where fMAX is the maximum switching frequency of the controller. The peak surge current rating should be checked in–circuit, since this is dependent on the source impedance of the 12 V supply and the ESR of CBST.

NCP3420









© Semiconductor Components Industries, LLC, 2019

rights of others.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: SOIC-8 NB PAGE		PAGE 1 OF 2			
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and (a) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION: SOIC-8 NB PAGE 2 OF			PAGE 2 OF 2	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1