Programmable Precision <u>references</u>

NCP431A, SC431A, NCP432B, SC432B Series

The NCP431/NCP432 integrated circuits are three−terminal programmable shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient zener which is programmable from Vref to 36 V using two external resistors. These devices exhibit a wide operating current range of 40 μ A to 100 mA with a typical dynamic impedance of 0.22Ω . The characteristics of these references make them excellent replacements for zener diodes in many applications such as digital voltmeters, power supplies, and op amp circuitry. The 2.5 V reference makes it convenient to obtain a stable reference from 5.0 V logic supplies, and since the NCP431/ NCP432 operates as a shunt regulator, it can be used as either a positive or negative voltage reference. Low minimum operating current makes this device an ideal choice for secondary regulators in SMPS adapters with extremely low no−load consumption.

Features

- Programmable Output Voltage to 36 V
- Low Minimum Operating Current: $40 \mu A$, Typ @ 25° C
- Voltage Reference Tolerance: ±0.5%, Typ @ 25°C (NCP431B/NCP432B)
- Low Dynamic Output Impedance, 0.22Ω Typical
- Sink Current Capability of 40 µA to 100 mA
- Equivalent Full−Range Temperature Coefficient of 50 ppm/°C Typical
- Temperature Compensated for Operation over Full Rated Operating Temperature Range
- SC Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These are Pb−Free Devices

Typical Applications

- Voltage Adapters
- Switching Power Supply
- Precision Voltage Reference
- Charger
- Instrumentation

ON Semiconductor®

TO−92 LP SUFFIX CASE 29−10

TO−92 LPRA SUFFIX CASE 29−10

ORDERING AND MARKING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [14](#page-13-0) of this data sheet.

This device contains 20 active transistors

MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device contains latch−up protection and exceeds ±100 mA per JEDEC standard JESD78.

RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

THERMAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS $(T_A = 25^\circ \text{C}$, unless otherwise noted.)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. T_{low} = −40°C for NCP431AI, NCP431AV, SC431AV $= 0^{\circ}$ C for NCP431AC

 T_{high} = 70°C for NCP431AC

 $= 85^{\circ}$ C for NCP431AI

= 125°C for NCP431AV, SC431AV

3. Guaranteed by design

4. The deviation parameter ΔV_{refT} is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.

The average temperature coefficient of the reference input voltage, Vref is defined as:

$$
V_{ref} \frac{ppm}{^{\circ}C} = \frac{\left(\frac{\Delta V_{ref}}{V_{ref} @ 25^{\circ}C}\right) \times 10^6}{\Delta T_A} = \frac{\Delta V_{ref} \times 10^6}{\Delta T_A \left(V_{ref} @ 25^{\circ}C\right)}
$$

 α Vref can be positive or negative depending on whether Vref Min or Vref Max occurs at the lower ambient temperature.

Example: ΔV_{refT} = 17 mV and slope is positive V_{ref} = 2.5 V, ΔT_A = 165°C (from −40°C to +125°C)

$$
\alpha V_{\text{ref}} = \frac{0.017 \cdot 10^6}{165 \cdot 2.5} = 41.2 \text{ ppm} / ^{\circ} \text{C}
$$

- 5. The dynamic impedance Z_{KA} is defined as: (|Z_{KA}| = (ΔV_{KA}/ΔI_K). When the device is programmed with two external resistors, R1 and R2, the total dynamic impedance of the circuit is defined as: $|Z_{\mathsf{KA}}| \approx |Z_{\mathsf{KA}}|$ (1 + (R1/R2)).
- 6. SC431AVSNT1G T_{low} = −40°C, T_{high} = 125°C. Guaranteed by design. SC Prefix for Automotive and Other Applications Requiring Unique
Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Ta = 25°C, unless otherwise noted.)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. T_{low} = −40°C for NCP431BI, NCP431BV, NCP432BI, NCP432BV, SC431B, SC432B

 $= 0^\circ \text{C}$ for NCP431BC, NCP432BC

Thigh = 70°C for NCP431BC, NCP432BC

= 85°C for NCP431BI, NCP432BI = 125°C for NCP431BV, NCP432BV, SC431BV, SC432BV

8. Guaranteed by design

9. The deviation parameter ΔV_{refT} is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.

The average temperature coefficient of the reference input voltage, Vref is defined as:

$$
V_{ref} \frac{ppm}{^{\circ}C} = \frac{\left(\frac{\Delta V_{ref}}{V_{ref} @ 25^{\circ}C}\right) \times 10^6}{\Delta T_A} = \frac{\Delta V_{ref} \times 10^6}{\Delta T_A \left(V_{ref} @ 25^{\circ}C\right)}
$$

 α Vref can be positive or negative depending on whether Vref Min or Vref Max occurs at the lower ambient temperature.

Example: ΔV_{refT} = 17 mV and slope is positive V_{ref} = 2.5 V, ΔT_A = 165°C (from −40°C to +125°C)

$$
\alpha V_{\text{ref}} = \frac{0.017 \cdot 10^6}{165 \cdot 2.5} = 41.2 \text{ ppm} / ^{\circ} \text{C}
$$

- 10. The dynamic impedance Z_{KA} is defined as: (|Z_{KA}| = (Δ V_{KA}/ Δ I_K). When the device is programmed with two external resistors, R1 and R2, the total dynamic impedance of the circuit is defined as: $|Z_{\mathsf{KA}}| \approx |Z_{\mathsf{KA}}|$ (1 + (R1/R2))
- 11. SC431BVSNT1G, SC432BVSNT1G $T_{low} = -40^{\circ}C$, $T_{high} = 125^{\circ}C$. Guaranteed by design. SC Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Figure 3. Test Circuit for V_{KA} = V_{ref}

Figure 4. Test Circuit for V_{KA} > V_{ref}

Figure 5. Test Circuit for Ioff

Figure 20. Test Circuit For Curve A of Stability Boundary Conditions

Figure 21. Test Circuit For Curve B And C of Stability Boundary Conditions

TYPICAL APPLICATIONS

Figure 22. Shunt Regulator

Figure 26. Constant Current Source

Figure 23. High Current Shunt Regulator

Figure 25. Series Pass Regulator

Figure 27. Constant Current Sink

Figure 28. Triac Crowbar

Figure 29. SRC Crowbar

Figure 32. Step−Down Switching Converter

APPLICATIONS INFORMATION

The NCP431/NCP432 is a programmable precision reference which is used in a variety of ways. It serves as a reference voltage in circuits where a non−standard reference voltage is needed. Other uses include feedback control for driving an optocoupler in power supplies, voltage monitor, constant current source, constant current sink and series pass regulator. In each of these applications, it is critical to maintain stability of the device at various operating currents and load capacitances. In some cases the circuit designer can estimate the stabilization capacitance from the stability boundary conditions curve provided in Figure [18](#page-6-0). However, these typical curves only provide stability information at specific cathode voltages and at a specific load condition. Additional information is needed to determine the capacitance needed to optimize phase margin or allow for process variation.

A simplified model of the NCP431/NCP432 is shown in Figure 33. When tested for stability boundaries, the load resistance is 150Ω . The model reference input consists of an input transistor and a dc emitter resistance connected to the device anode. A dependent current source, Gm, develops a current whose amplitude is determined by the difference between the 1.78 V internal reference voltage source and the input transistor emitter voltage. A portion of Gm flows through compensation capacitance, CP2. The voltage across CP2 drives the output dependent current source, Go, which is connected across the device cathode and anode.

Model component values are:

 $Vref = 1.78 V$

Gm = $0.3 + 2.7 \exp(-IC/26 mA)$

where IC is the device cathode current and Gm is in mhos $Go = 1.25 (Vcp2)$ µmhos.

Resistor and capacitor typical values are shown on the model. Process tolerances are ±20% for resistors, ±10% for capacitors, and ±40% for transconductances.

An examination of the device model reveals the location of circuit poles and zeroes:

$$
P1 = \frac{1}{2\pi R_{GM}C_{P1}} = \frac{1}{2\pi \cdot 1.0M \cdot 20 \text{ pF}} = 7.96 \text{ kHz}
$$

$$
P2 = \frac{1}{2\pi R_{P2}C_{P2}} = \frac{1}{2\pi \cdot 10M \cdot 0.265 \text{ pF}} = 60 \text{ kHz}
$$

$$
Z1 = \frac{1}{2\pi R_{Z1} C_{P1}} = \frac{1}{2\pi \cdot 15.9k \cdot 20 \text{ pF}} = 500 \text{ kHz}
$$

In addition, there is an external circuit pole defined by the load:

$$
P_L = \frac{1}{2\pi R_L C_L}
$$

Also, the transfer dc voltage gain of the NCP431 is:

$$
\mathsf{G} = \mathsf{G}_{\mathsf{M}} \mathsf{R}_{\mathsf{GM}} \mathsf{GoR}_{\mathsf{L}}
$$

Example 1:

following equation:

 I_C =10 mA, R_L = 230 Ω , C_L = 0. Define the transfer gain. The DC gain is:

$$
G = G_{M}R_{GM}GoR_{L} = (2.138)(1.0M)(1.25\mu)(230)
$$

= 615 = 56 dB
Loop gain = G $\frac{8.25k}{8.25k + 15k}$ = 218 = 47 dB

The resulting transfer function Bode plot is shown in Figure [34](#page-11-0). The asymptotic plot may be expressed as the

$$
Av = 615 \frac{\left(1 + \frac{jf}{500 \text{ kHz}}\right)}{\left(1 + \frac{jf}{8.0 \text{ kHz}}\right)\left(1 + \frac{jf}{60 \text{ kHz}}\right)}
$$

The Bode plot shows a unity gain crossover frequency of approximately 600 kHz. The phase margin, calculated from the equation, would be 55.9°. This model matches the Open−Loop Bode Plot of Figure [15.](#page-6-0) The total loop would have a unity gain frequency of about 300 kHz with a phase margin of about 44°.

Figure 33. Simplified NCP431/NCP432 Device Model

NCP431/NCP432 OPEN−LOOP VOLTAGE GAIN VERSUS FREQUENCY

Figure 34. Example 1 Circuit Open Loop Gain Plot

Example 2.

 $I_C = 7.5$ mA, $R_L = 2.2$ k Ω , $C_L = 0.01$ µF. Cathode tied to reference input pin. An examination of the data sheet stability boundary curve (Figure [18](#page-6-0)) shows that this value of load capacitance and cathode current is on the boundary.

Define the transfer gain.

The DC gain is:

G = $G_{\text{M}}R_{\text{GM}}$ Go R_{L} = (2.138)(1.0M)(1.25 μ)(230) $= 6389 = 76 \text{ dB}$

The resulting open loop Bode plot is shown in Figure 35. The asymptotic plot may be expressed as the following equation:

$$
Av = 615 \frac{\left(1 + \frac{j^f}{500 \text{ kHz}}\right)}{\left(1 + \frac{j^f}{8.0 \text{ kHz}}\right)\left(1 + \frac{j^f}{60 \text{ kHz}}\right)\left(1 + \frac{j^f}{7.2 \text{ kHz}}\right)}
$$

Note that the transfer function now has an extra pole formed by the load capacitance and load resistance.

Note that the crossover frequency in this case is about 250 kHz, having a phase margin of about −46°. Therefore, instability of this circuit is likely.

NCP431/NCP432 OPEN−LOOP BODE PLOT WITH LOAD CAP

Figure 35. Example 2 Circuit Open Loop Gain Plot

With three poles, this system is unstable. The only hope for stabilizing this circuit is to add a zero. However, that can only be done by adding a series resistance to the output capacitance, which will reduce its effectiveness as a noise filter. Therefore, practically, in reference voltage applications, the best solution appears to be to use a smaller value of capacitance in low noise applications or a very large value to provide noise filtering and a dominant pole rolloff of the system.

The NCP431/NCP432 is often used as a regulator in secondary side of a switch mode power supply (SMPS).

The benefit of this reference is high and stable gain under low bias currents. Figure [36](#page-12-0) shows dependence of the gain (dynamic impedance) on the bias current. Value of minimum cathode current that is needed to assure stable gain is 80 µA maximum.

Figure 36. Knee of Reference

Regulator with TL431 or other references in secondary side of a SMPS needs bias resistor to increase cathode current to reach high and stable gain (refer to Figure 37). This bias resistor does not have to be used in regulator with NCP431/NCP432 thanks to its low minimum cathode current.

Figure 37. SMPS Secondary Side and Feedback Connection on Primary Side

The NCP431/NCP432 operates with very low leakage and reference input current. Sum of these currents is lower than 100 nA. Regulator with the NCP431/NCP432 minimizes parasitic power consumption.

The best way to achieve extremely low no−load consumption in SMPS applications is to use NCP431/NCP432 as regulator on the secondary side. The consumption is reduced by minimum parasitic consumption and very low bias current of NCP431/NCP432.

MARKING DIAGRAMS

1

xxx M- -

(Note: Microdot may be in either location)

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*SC Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

MECHANICAL CASE OUTLINE **PACKAGE DIMENSIONS**

STYLES AND MARKING ON PAGE 3

TO−92 (TO−226) 1 WATT CASE 29−10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME $1.$ Y14.5M, 2009.
- $2.$ CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS.
- $4₁$ DIMENSION b AND b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING
PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION 62 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

STYLES AND MARKING ON PAGE 3

TO−92 (TO−226) 1 WATT CASE 29−10 ISSUE D

DATE 05 MAR 2021

GENERIC MARKING DIAGRAM*

XXXXX XXXXX AAAAA
ALYW=

XXXX = Specific Device Code

- $A = A$ ssembly Location
- $L = Water Lot$
- $Y = Year$
- $=$ Work Week W
•
	- = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "-", may or may not be present. Some products may not follow the Generic Marking.

rights of others.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR
3. COLLECTOR 3. COLLECTOR
4. EMITTER **EMITTER** 5. EMITTER
6. BASE 6. BASE
7 BASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1
8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.
2. SOU 2. SOURCE
3. SOURCE **SOURCE** 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC
2. V2O V₂OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5
6. COMMON AL 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C
3. REX 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT **IOUT** STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1
PIN 1. COLLECTOR, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, $#2$
7 BASE $#1$ 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE
7. GATE **GATE** 7. GATE
7. GATE
8. SOUR 8. SOURCE STYLE 10: PIN 1. GROUND
2. BIAS 1 BIAS 1 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROU GROUND STYLE 14: PIN 1. N−SOURCE
2. N−GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. CATHODE CATHODE STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND
2 dv/dt 2. dv/dt
3. ENAI 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:
PIN 1. D 1. DRAIN 1.
2. DRAIN 1. 2. DRAIN 1
3. GATE 2 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1
3. DRAIN, #2 3. DRAIN, #2
4. DRAIN, #2 4. DRAIN, #2
5. GATE, #2 $GATE, #2$ 6. SOURCE, #2 GATF_{#1} 8. SOURCE, #1 STYLE 7: PIN 1. INPUT
2. EXTER 2. EXTERNAL BYPASS
3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN
6. GATE 3 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2 6. DRAIN 2
7. DRAIN 1 7. DRAIN 1
8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1
2. ANODE 1 2. ANODE 1
3 ANODE 1 ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2
6 MIRROB MIRROR₂ 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN
2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN
5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND
7. COMMON ANODE/GND 5. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+
5. SOURC 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE
8 DRAIN **DRAIN**

STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE
5. ANODE 5. ANODE
5. ANODE
6. ANODE

6. ANODE
7 ANODE 7. ANODE 8. COMMON CATHODE

STYLE 12:

STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1

PIN 1. SOURCE
2. SOURCE **SOURCE** 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2
7. COLLECTOR, DIE #1 7. COLLECTOR, DIE #1
8. COLLECTOR, DIE #1 COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N)
2. GATE (N) GATE (N) 3. SOURCE (P)
4. GATE (P) 4. GATE (P)
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET
4. GND 4. GND
5. V_MC
6. VBUL 5. V_MON 6. VBULK
7. VBULK

7. VBULK 8. VIN

5. COLLECTOR, #2
6. COLLECTOR, #2 6. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1 7. COLLECTOR, #1 COLLECTOR, #1