# **1.5A Ultra-Small Controlled Load Switch with Auto-Discharge Path**

The NCP432 and NCP433 are a low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output (NCP433 only).

Proposed in wide input voltage range from 1.0 V to 3.6 V, and a very small 0.76 x 0.76 mm WLCSP4, 0.4 mm pitch.

### Features

- 1 V 3.6 V Operating Range
- $50 \text{ m}\Omega \text{ P}$  MOSFET at 1.8 V
- DC Current up to 1.5 A
- Output Auto-discharge (NCP433)
- Active High EN Pin
- WLCSP4 0.76 x 0.76 mm
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


## **Typical Applications**

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices




# **ON Semiconductor®**

http://onsemi.com







#### ORDERING AND MARKING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.





Figure 1. Typical Application Circuit

### **PIN FUNCTION DESCRIPTION**

Pin Name	Pin Number	Туре	Description
IN	A2	POWER	Load-switch input voltage; connect a 1 $\mu F$ or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	B1	POWER	Ground connection.
EN	B2	INPUT	Enable input, logic high turns on power switch.
OUT	A1	OUTPUT	Load-switch output; connect a 1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as possible to the IC is recommended.



## **BLOCK DIAGRAM**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins:	V <sub>EN,</sub> V <sub>IN,</sub> V <sub>OUT</sub>	-0.3 to + 4.0	V
From IN to OUT Pins: Input/Output	V <sub>IN,</sub> V <sub>OUT</sub>	0 to + 4.0	V
Maximum Junction Temperature	ТJ	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Human Body Model (HBM) ESD Rating are (Notes 1 and 2)	ESD HBM	7000	V
Machine Model (MM) ESD Rating are (Notes 1 and 2)	ESD MM	250	V
Charge Device Model (CDM) ESD Rating are (Notes 1 and 2)	ESD CDM	2000	V
Latch-up protection (Note 3) – Pins IN, OUT, EN	LU	100	mA
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. According to JEDEC standard JESD22-A108.

2. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±7.0 kV per JEDEC standard: JESD22-A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 for all pins.

3. Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.

4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply			1.0		3.6	V
V <sub>EN</sub>	Enable Voltage			0		3.6	
T <sub>A</sub>	Ambient Temperature Range			-40	25	+85	°C
C <sub>IN</sub>	Decoupling input capacitor			1			μF
C <sub>OUT</sub>	Decoupling output capacitor			1			μF
$R_{\theta JA}$	Thermal Resistance Junction to Air	WLCSP	package (Note 5)		150		°C/W
I <sub>OUT</sub>	Maximum DC current					1.5	А
PD	Power Dissipation Rating (Note 6)	$T_A \leq 25^\circ C$	WLCSP package		0.5		W
		T <sub>A</sub> = 85°C	WLCSP package		0.2		W

5. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.

6. The maximum power dissipation (P<sub>D</sub>) is given by the following formula:

**ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for T<sub>A</sub> between -40°C to +85°C for V<sub>IN</sub> between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to T<sub>A</sub> = + 25 °C and V<sub>IN</sub> = 3.3 V (Unless otherwise noted).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
POWER SWITCH							
		V <sub>IN</sub> = 3.6 V	T <sub>A</sub> = 25 °C, I = 200 mA (Note 8)		35		
			$T_A = 85^{\circ}C$			55	
			T <sub>A</sub> = 25°C, I = 200 mA		37		
		V <sub>IN</sub> = 3.3 V	$T_A = 85^{\circ}C$			60	
R <sub>DS(on)</sub>	Static drain-source on- state resistance	V 1.0.V	T <sub>A</sub> = 25°C, I = 200 mA		50		mΩ
		V <sub>IN</sub> = 1.8 V	$T_A = 85^{\circ}C$			80	
		V <sub>IN</sub> = 1.2 V	T <sub>A</sub> = 25°C, I = 200 mA		100		
			$T_A = 85^{\circ}C$			150	
		V <sub>IN</sub> = 1.1 V	T <sub>A</sub> = 25°C, I = 100 mA		120		
R <sub>DIS</sub>	Output discharge path	EN = low	V <sub>IN</sub> = 3.3 V, NCP433 only	40	65	90	Ω
T <sub>R</sub>	Output rise time		$C_{LOAD}$ = 1 µF, $R_{LOAD}$ = 25 $\Omega$ (Note 7) from 10% to 90% of $V_{OUT}$	5	20	40	μs
Τ <sub>F</sub>	Output fall time		$C_{LOAD}$ = 1 µF, $R_{LOAD}$ = 25 Ω (Note 7)	20	56	80	μs
T <sub>on</sub>	Gate turn on	V <sub>IN</sub> = 3.6 V	Gate turn on + Output rise time	20	47	115	μs
T <sub>en</sub>	Enable time		From EN low to high to V <sub>OUT</sub> 10%	15	30	75	μs
T <sub>dis</sub>	Disable time		From EN high to low to V <sub>OUT</sub> = 90% of fully on	2	11	20	μs
V <sub>IH</sub>	High-level input voltage			0.9			V
V <sub>IL</sub>	Low-level input voltage					0.5	V

QUIESCENT CURRENT

	Current concurrention	$V_{IN} = 3.3 V, EN = Iow, No load$	0.01	0.6	μΑ
IQ	Current consumption	$V_{IN} = 3.3 V, EN = high, No load$	0.2	0.6	μA

7. Parameters are guaranteed for  $C_{LOAD}$  and  $R_{LOAD}$  connected to the OUT pin with respect to the ground 8. Guaranteed by design and characterization, not production tested.

#### TIMINGS





Figure 3. Enable, Rise and Fall Time

## **TYPICAL CHARACTERISTICS**



#### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP432 – NCP433 are high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a range of battery from 1.0 V to 3.6 V.

#### **Enable Input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of Vin of 1.0 V and EN forced to high level.

#### Auto Discharge (NCP433 only)

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin. The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and  $V_{IN} > 1.0$  V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 65  $\Omega$ .

#### **Cin and Cout Capacitors**

IN and OUT, 1  $\mu$ F, at least, capacitors must be placed as close as possible the part for stability improvement.

## **APPLICATION INFORMATION**

Τī

## **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

 $\mathsf{P}_{\mathsf{D}} = \mathsf{R}_{\mathsf{DS(on)}} \times \left(\mathsf{I}_{\mathsf{OUT}}\right)^2$ 

P<sub>D</sub> R<sub>DS(on)</sub> I<sub>OUT</sub> = Power dissipation (W) = Power MOSFET on resistance ( $\Omega$ ) = Output current (A)  $T_J = P_D \times R_{\theta JA} + T_A$  = Junction temperature (°C)

 $R_{\theta JA}$  = Package thermal resistance (°C/W)

 $T_A$  = Ambient temperature (°C)

## PCB Recommendations

The NCP432 – NCP433 integrate an up to 1.5 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.

## **ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NCP432FCT2G	AV	WLCSP4 (Pb-Free)	3000 / Tape & Reel
NCP433FCT2G	AT	WLCSP4 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






SCALE 4:1



WLCSP4, 0.76x0.76
CASE 567FJ
ISSUE O




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 CONTROLLING DIMENSION: MILLIMETERS.
COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

CROWNS OF SOLDER B/						
	MILLIMETERS					
DIM	MIN	MAX				
Α	0.57	0.63				
A1	0.18	0.23				
A2	0.40 REF					
b	b 0.24 0.28					
D	0.76 BSC					
E	0.76 BSC 0.40 BSC					
е						

RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	<b>98AON79919E</b> Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	WLCSP4, 0.76X0.76		PAGE 1 OF 1				
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.							

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.