ecoSWITCH[™] Advanced Load Management Controlled Load Switch with Low R_{ON}

NCP45524, NCP45525


The NCP4552x series of load switches provide a component and area-reducing solution for efficient power domain switching with inrush current limit via soft start. These devices are designed to integrate control and driver functionality with a high performance low on–resistance power MOSFET in a single package. This cost effective solution is ideal for power management and hot-swap applications requiring low power consumption in a small footprint.

Features

- Advanced Controller with Charge Pump
- Integrated N-Channel MOSFET with Low RON
- Input Voltage Range 0.5 V to 13.5 V
- Soft-Start via Controlled Slew Rate
- Adjustable Slew Rate Control (NCP45525)
- Power Good Signal (NCP45524)
- Extremely Low Standby Current
- Load Bleed (Quick Discharge)
- This is a Pb–Free Device

Typical Applications

- Portable Electronics and Systems
- Notebook and Tablet Computers
- Telecom, Networking, Medical, and Industrial Equipment
- Set-Top Boxes, Servers, and Gateways
- Hot Swap Devices and Peripheral Ports



(*Note: either PG or SR available for each part)



ON Semiconductor®


www.onsemi.com

R _{ON} TYP	V _{CC}	V _{IN}	I _{MAX_DC} *
18.0 mΩ	3.3 V	1.8 V	
18.8 mΩ	3.3 V	5.0 V	6 A
21.9 mΩ	3.3 V	12 V	

*I_{MAX_DC} is defined as the maximum steady state current the load switch can pass at room ambient temperature without entering thermal lockout.







ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

Table 1. PIN DESCRIPTION

Pin	Name	Function
1, 9	V _{IN}	Drain of MOSFET (0.5 V – 13.5 V), Pin 1 must be connected to Pin 9
2	EN	NCP45524–H & NCP45525–H – Active–high digital input used to turn on the MOSFET, pin has an internal pull down resistor to GND
		NCP45524–L & NCP45525–L – Active–low digital input used to turn on the MOSFET, pin has an internal pull up resistor to $\rm V_{\rm CC}$
3	V _{CC}	Supply voltage to controller (3.0 V – 5.5 V)
4	GND	Controller ground
5	BLEED	Load bleed connection; must be tied to V _{OUT} either directly or through a resistor \leq 100 MΩ.
6	PG	NCP45524 – Active–high, open–drain output that indicates when the gate of the MOSFET is fully charged, external pull up resistor \geq 1 k Ω to an external voltage source required; tie to GND if not used
	SR	NCP45525 – Slew rate adjustment; float if not used
7, 8	V _{OUT}	Source of MOSFET connected to load

Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	–0.3 to 6	V
Input Voltage Range	V _{IN}	-0.3 to 18	V
Output Voltage Range	V _{OUT}	-0.3 to 18	V
EN Digital Input Range	V _{EN}	–0.3 to (V _{CC} + 0.3)	V
PG Output Voltage Range (Note 1)	V _{PG}	–0.3 to 6	V
Thermal Resistance, Junction-to-Ambient, Steady State (Note 2)	R _{θJA}	40.0	°C/W
Thermal Resistance, Junction-to-Ambient, Steady State (Note 3)	R _{θJA}	72.7	°C/W
Thermal Resistance, Junction-to-Case (VIN Paddle)	R _{θJC}	5.3	°C/W
Continuous MOSFET Current @ T _A = 25°C	I _{MAX}	6.0	Α
Transient MOSFET Current (for up to 500 μs)	IMAX_TRANS	24	А
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Notes 2 and 4) Derate above $T_A = 25^{\circ}C$	PD	2.50 24.9	W mW/°C
Total Power Dissipation @ T_A = 25°C (Notes 3 and 4) Derate above T_A = 25°C	PD	1.37 13.8	W mW/°C
Storage Temperature Range	T _{STG}	-40 to 150	°C
Lead Temperature, Soldering (10 sec.)	T _{SLD}	260	°C
ESD Capability, Human Body Model (Notes 5 and 6)	ESD _{HBM}	3.0	kV
ESD Capability, Machine Model (Note 5)	ESD _{MM}	200	V
ESD Capability, Charged Device Model (Note 5)	ESD _{CDM}	1.0	kV
Latch-up Current Immunity (Notes 5 and 6)	LU	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. NCP45524 only. PG is an open-drain output that requires an external pull up resistor $\ge 1 \text{ k}\Omega$ to an external voltage source. 2. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.

3. Surface-mounted on FR4 board using the minimum recommended pad size, 1 oz Cu.

Surface-mounted on PR4 board using the minimum recommended pad si.
Specified for derating purposes only, ensure that I_{MAX} is never exceeded.
Tested by the following methods @ T_A = 25°C: ESD Human Body Model tested per JESD22-A114 ESD Machine Model tested per JESD22-A115

ESD Charged Device Model tested per JESD22-C101

Latch-up Current tested per JESD78

Rating is for all pins except for V_{IN} and V_{OUT} which are tied to the internal MOSFET's Drain and Source. Typical MOSFET ESD performance for V_{IN} and V_{OUT} should be expected and these devices should be treated as ESD sensitive.

Table 3. RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3	5.5	V
Input Voltage	V _{IN}	0.5	13.5	V
Ground	GND		0	V
Ambient Temperature	T _A	-40	85	°C
Junction Temperature	TJ	-40	125	°C
OFF to ON Transition Energy Dissipation Limit (See application section)	E _{TRANS}	0	100	mJ

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Conditions (Note 7)	Symbol	Min	Тур	Max	Unit
MOSFET	·					
On-Resistance	V_{CC} = 3.3 V; V_{IN} = 1.8 V	R _{ON}		18.0	24.0	mΩ
	$V_{CC} = 3.3 \text{ V}; \text{ V}_{IN} = 5 \text{ V}$	1 [18.8	25.0	
	V _{CC} = 3.3 V; V _{IN} = 12 V	1 [21.9	31.7	
Leakage Current (Note 8) V _{EN} = 0 V; V _{IN} = 13.5 V		I _{LEAK}		0.1	1	μΑ
CONTROLLER	•					
Supply Standby Current (Note 9)	$V_{EN} = 0 V; V_{CC} = 3 V$	I _{STBY}		0.65	2	μA
	V _{EN} = 0 V; V _{CC} = 5.5 V			3.2	4.5	
Supply Dynamic Current (Note 10)	$V_{EN} = V_{CC} = 3 \text{ V}; \text{ V}_{IN} = 12 \text{ V}$	I _{DYN}		180	300	μΑ
	$V_{EN} = V_{CC} = 5.5 \text{ V}; V_{IN} = 1.8 \text{ V}$			475	680	
Bleed Resistance	V _{EN} = 0 V; V _{CC} = 3 V	R _{BLEED}	86	115	144	Ω
	V _{EN} = 0 V; V _{CC} = 5.5 V	1 1	72	97	121	
EN Input High Voltage	V _{CC} = 3 V - 5.5 V	V _{IH}	2			V
EN Input Low Voltage	V _{CC} = 3 V - 5.5 V	V _{IL}			0.8	V
EN Input Leakage Current	NCP45524–H; NCP45525–H; V _{EN} = 0 V	IIL		90	500	nA
	NCP45524–L; NCP45525–L; V _{EN} = 5.5 V	I _{IH}		90	500	
EN Pull Down Resistance	NCP45524–H; NCP45525–H	R _{PD}	76	100	124	kΩ
EN Pull Up Resistance	NCP45524–L; NCP45525–L	R _{PU}	76	100	124	kΩ
PG Output Low Voltage (Note 11)	NCP45524; V _{CC} = 3 V; I _{SINK} = 5 mA	V _{OL}			0.2	V
PG Output Leakage Current (Note 12)	NCP45524; V _{CC} = 3 V; V _{TERM} = 3.3 V	I _{OH}		5	100	nA
Slew Rate Control Constant (Note 13)	NCP45525; V _{CC} = 3 V	K _{SR}	24	31	38	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7. V_{EN} shown only for NCP45524–H, NCP45525–H (EN Active–High) unless otherwise specified. 8. Average current from V_{IN} to V_{OUT} with MOSFET turned off. 9. Average current from V_{CC} to GND with MOSFET turned off. 10. Average current from V_{CC} to GND after charge up time of MOSFET. 11. PG is an open-drain output that is pulled low when the MOSFET is disabled.

12.PG is an open-drain output that is not driven when the gate of the MOSFET is fully charged, requires an external pull up resistor \geq 1 k Ω to an external voltage source, V_{TERM}. 13. See Applications Information section for details on how to adjust the slew rate.

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
	V _{CC} = 3.3 V; V _{IN} = 1.8 V			11.9		
	V _{CC} = 5.0 V; V _{IN} = 1.8 V			12.1		
Output Slew Rate (Note 16)	V _{CC} = 3.3 V; V _{IN} = 12 V	SR		13.5		kV/s
	V _{CC} = 5.0 V; V _{IN} = 12 V			13.9		
	V _{CC} = 3.3 V; V _{IN} = 1.8 V			220		
	V _{CC} = 5.0 V; V _{IN} = 1.8 V			185		μs
Output Turn-on Delay (Note 16)	$V_{CC} = 3.3 \text{ V}; V_{IN} = 12 \text{ V}$	T _{ON}		270		
	V _{CC} = 5.0 V; V _{IN} = 12 V			260		
	V _{CC} = 3.3 V; V _{IN} = 1.8 V			1.2		μs
Output Turn–off Delay (Note 16)	V _{CC} = 5.0 V; V _{IN} = 1.8 V			0.9		
	$V_{CC} = 3.3 \text{ V}; V_{IN} = 12 \text{ V}$	T _{OFF}		0.4		
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 12 \text{ V}$			0.2		
	V _{CC} = 3.3 V; V _{IN} = 1.8 V			0.91		- ms
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 1.8 \text{ V}$			0.93		
Power Good Turn-on Time (Note 17)	$V_{CC} = 3.3 \text{ V}; V_{IN} = 12 \text{ V}$	T _{PG,ON}		1.33		
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 12 \text{ V}$			1.21		
	V _{CC} = 3.3 V; V _{IN} = 1.8 V			21		-
Dower Cood Turn, off Time (Nets 47)	V _{CC} = 5.0 V; V _{IN} = 1.8 V			15		
Power Good Turn–off Time (Note 17)	$V_{CC} = 3.3 \text{ V}; \text{ V}_{IN} = 12 \text{ V}$	T _{PG,OFF}		21		ns
	V _{CC} = 5.0 V; V _{IN} = 12 V			15		

Table 5. SWITCHING CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified) (Notes 14 and 1	Table 5.	SWITCHING	CHARACTI	ERISTICS ($T_{.1} = 25^{\circ}C$	C unless	otherwise	specified)	(Notes	14 and	15)
--	----------	-----------	----------	------------	------------------------	----------	-----------	------------	--------	--------	-----

14. See below figure for Test Circuit and Timing Diagram.

15. Tested with the following conditions: $V_{TERM} = V_{CC}$; $R_{PG} = 100 \text{ k}\Omega$; $R_L = 10 \Omega$; $C_L = 0.1 \mu$ F. 16. Applies to NCP45524 and NCP45525.

17. Applies only to NCP45524.





Figure 2. Switching Characteristics Test Circuit and Timing Diagram


TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise specified})$




TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise specified})$




TYPICAL CHARACTERISTICS

(T_J = 25° C unless otherwise specified)



TYPICAL CHARACTERISTICS

(T_J = 25° C unless otherwise specified)



TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise specified)




Figure 27. Maximum Rated Forward Biased Safe Operating Area

APPLICATIONS INFORMATION

Enable Control

Both the NCP45524 and the NCP45525 have two part numbers, NCP4552x-H and NCP4552x-L, that only differ in the polarity of the enable control.

The NCP4552x-H devices allow for enabling the MOSFET in an active-high configuration. When the V_{CC} supply pin has an adequate voltage applied and the EN pin is at a logic high level, the MOSFET will be enabled. Similarly, when the EN pin is at a logic low level, the MOSFET will be disabled. An internal pull down resistor to ground on the EN pin ensures that the MOSFET will be disabled when not being driven.

The NCP4552x-L devices allow for enabling the MOSFET in an active-low configuration. When the V_{CC} supply pin has an adequate voltage applied and the EN pin is at a logic low level, the MOSFET will be enabled. Similarly, when the EN pin is at a logic high level, the MOSFET will be disabled. An internal pull up resistor to V_{CC} on the EN pin ensures that the MOSFET will be disabled when not being driven.

Power Sequencing

The NCP4552x devices will function with any power sequence, but the output turn–on delay performance may vary from what is specified. To achieve the specified performance, there are two recommended power sequences:

1)
$$V_{CC} \rightarrow V_{IN} \rightarrow V_{EN}$$

2) $V_{IN} \rightarrow V_{CC} \rightarrow V_{EN}$

 V_{CC} must be at 2 V or higher when EN is asserted to ensure that the enable is latched properly for correct operation. If EN comes up before V_{CC} reaches 2 V, then the EN may not take effect.

Load Bleed (Quick Discharge)

The NCP4552x devices have an internal bleed resistor, R_{BLEED} , which is used to bleed the charge off of the load to ground after the MOSFET has been disabled. In series with the bleed resistor is a bleed switch that is enabled whenever the MOSFET is disabled. The MOSFET and the bleed switch are never concurrently active.

Is it required that the BLEED pin be connected to V_{OUT} either directly (as shown in Figures 29 and 32) or through an external resistor, R_{EXT} (as shown in Figures 28 and 31). R_{EXT} should not exceed 100 M Ω and can be used to increase the total bleed resistance and decrease the load bleed rate.

Care must be taken to ensure that the power dissipated across R_{BLEED} is kept at a safe level. The maximum continuous power that can be dissipated across R_{BLEED} is 0.4 W. R_{EXT} can be used to decrease the amount of power dissipated across R_{BLEED} .

Power Good

The NCP45524 devices have a power good output (PG) that can be used to indicate when the gate of the MOSFET is fully charged. The PG pin is an active-high, open-drain output that requires an external pull up resistor, R_{PG} , greater

than or equal to 1 k Ω to an external voltage source, V_{TERM}, that is compatible with input levels of all devices connected to this pin (as shown in Figures 28 and 29).

The power good output can be used as the enable signal for other active-high devices in the system (as shown in Figure 30). This allows for guaranteed by design power sequencing and reduces the number of enable signals needed from the system controller. If the power good feature is not used in the application, the PG pin should be tied to GND.

Slew Rate Control

The NCP4552x devices are equipped with controlled output slew rate which provides soft start functionality. This limits the inrush current caused by capacitor charging and enables these devices to be used in hot swap applications.

The slew rate of the NCP45525 can be decreased with an external capacitor added between the SR pin and ground (as shown in Figures 31 and 32). With an external capacitor present, the slew rate can be determined by the following equation:

Slew Rate =
$$\frac{K_{SR}}{C_{SR}}$$
 [V/s] (eq. 1)

where K_{SR} is the specified slew rate control constant, found in Table 4, and C_{SR} is the slew rate control capacitor added between the SR pin and ground. The slew rate of the device will always be the lower of the default slew rate and the adjusted slew rate. Therefore, if the C_{SR} is not large enough to decrease the slew rate more than the specified default value, the slew rate of the device will be the default value. The SR pin can be left floating if the slew rate does not need to be decreased.

Capacitive Load

The peak in–rush current associated with the initial charging of the application load capacitance needs to stay below the specified I_{MAX} . CL (capacitive load) should be less than Cmax as defined by the following equation:

$$C_{max} = \frac{I_{max}}{SR_{typ}} \qquad (eq. 2)$$

Where I_{MAX} is the maximum load current, and SRtyp is the typical default slew rate when no external load capacitor is added to the SR pin.

OFF to ON Transition Energy Dissipation

The energy dissipation due to load current traveling from V_{IN} to V_{OUT} is very low during steady state operation due to the low R_{ON} . When the EN signal is asserted high, the load switch transitions from an OFF state to an ON state. During this time, the resistance from V_{IN} to V_{OUT} transitions from high impedance to R_{ON} , and additional energy is dissipated in the device for a short period of time. The worst case energy dissipated during the OFF to ON transition can be approximated by the following equation:

$$\mathsf{E} \,=\, 0.5\,\cdot\,\mathsf{V}_{\mathsf{IN}}\,\cdot\,\left(\mathsf{I}_{\mathsf{INRUSH}}\,+\,0.8\,\cdot\,\mathsf{I}_{\mathsf{LOAD}}\right)\cdot\,\mathsf{dt} \qquad (\mathsf{eq. 3})$$

Where V_{IN} is the voltage on the V_{IN} pin, I_{INRUSH} is the inrush current caused by capacitive loading on V_{OUT} , and dt is the time it takes V_{OUT} to rise from 0 V to V_{IN} . I_{INRUSH} can be calculated using the following equation:

$$I_{\text{INRUSH}} = \frac{\text{dv}}{\text{dt}} \cdot C_{\text{L}} \qquad (\text{eq. 4})$$

Where dv/dt is the programmed slew rate, and C_L is the capacitive loading on V_{OUT} . To prevent thermal lockout or damage to the device, the energy dissipated during the OFF to ON transition should be limited to E_{TRANS} listed in operating ranges table.

ecoSWITCH LAYOUT GUIDELINES

Electrical Layout Considerations

Correct physical PCB layout is important for proper low noise accurate operation of all ecoSWITCH products.

Power Planes: The ecoSWITCH is optimized for extremely low Ron resistance, however, improper PCB layout can substantially increase source to load series resistance by adding PCB board parasitic resistance. Solid connections to the VIN and VOUT pins of the ecoSWITCH to copper planes should be used to achieve low series resistance and good thermal dissipation. The ecoSWITCH requires ample heat dissipation for correct thermal lockout operation. The internal FET dissipates load condition dependent amounts of power in the milliseconds following the rising edge of enable, and providing good thermal conduction from the packaging to the board is critical. Direct coupling of VIN to VOUT should be avoided, as this will adversely affect slew rates. The figure below shows an example of correct power plane layout. The number and location of pins for specific ecoSWITCH products may vary. This demonstrates large planes for both VIN and VOUT, while avoiding capacitive coupling between the two planes.




Figure 28. NCP45524 Typical Application Diagram – Load Switch




Figure 29. NCP45524 Typical Application Diagram – Hot Swap




Figure 30. NCP45524 Simplified Application Diagram – Power Sequencing with PG Output




Figure 31. NCP45525 Typical Application Diagram – Load Switch




Figure 32. NCP45525 Typical Application Diagram – Hot Swap


ORDERING INFORMATION

Device	Pin 6 Functionality	EN Polarity	Package	Shipping [†]
NCP45524IMNTWG-H	PG	Active-High		
NCP45524IMNTWG-L	PG	Active-Low	DFN8 (Pb-Free)	
NCP45525IMNTWG-H	SR	Active-High		3000 / Tape & Reel
NCP45525IMNTWG-L	SR	Active-Low		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ecoSWITCH is a trademark of Semiconductor Components Industries, LLC (SCILLC).





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER: 98AON67172E Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.							
DESCRIPTION: DFN8 2X2, 0.5P PAGE 1 OF 1							
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the							

rights of others.