Buck-Boost Converter to Drive a Single LED from 1 **Li-lon or 3 Alkaline Batteries**

The NCP5030 is a fixed frequency PWM buck–boost converter optimized for constant current applications such as driving high−powered white LED. The buck−boost is implemented in an H−bridge topology and has an adaptive architecture where it operates in one of three modes: boost, buck−boost, or buck depending on the input and output voltage condition. This device has been designed with high−efficiency for use in portable applications and is capable of driving in DC up to 900 mA into a high power LED for flashlight / torch applications. To protect the device cycle−by−cycle current limiting and a thermal shutdown circuit have been incorporated as well as output over−voltage protection. The 700 kHz switching frequency allows the use of a low value 4.7μ H and ceramic capacitors. The NCP5030 is housed in a low profile space efficient 3x4 mm thermally enhanced WDFN.

Features

- Efficiency: 87% at 500 mA and 3.3 V V_{IN}
- Internal Synchronous Rectifier, No Schottky Diodes
- Adjustable Switching Limit Current to Optimize inductor size
- 0.3 µA Shut-down Control with "True-Cut off"
- Input Voltage Range from 2.7 V to 5.5 V
- 200 mV Feedback Voltage
- Output Over−voltage and Thermal Shut Down Protection

Typical Applications

• Portable Flashlight / Torch Lights

Figure 1. Typical Application Circuit

ON Semiconductor®

http://onsemi.com

Exposed pad (Pin 13) is PGND must be soldered to PCB GND plane

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [13](#page-12-0) of this data sheet.

Figure 3. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

MAXIMUM RATINGS (Note 1)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_A = 25^\circ \text{C}$.
- 2. According to JEDEC standard JESD22−A108B.
- 3. This device series contains ESD protection and passes the following tests:
- Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22-A114 for all pins
- Machine Model (MM) ± 200 V per JEDEC standard: JESD22-A115 for all pins
- 4. Latchup Current Maximum Rating: ±100 mA per JEDEC standard: JESD78.
- 5. The thermal shutdown set to 160°C (typical) avoids irreversible damage on the device due to power dissipation.
- 6. For the 12−Pin 3x4 WDFN Package, the R_{θJA} is highly dependent on the PCB heat−sink area. For example, R_{θJA} can be 57°C/W for a one layer board and 43 for a four layer board.
- 7. Per IPC/JEDEC standard: J−STD−020A.

8. T_A between –10°C to +85°C

9. Efficiency is defined by 100 * (P_{out}/P_{in}) at 25°C. V_{in} = 3.3 V, I_{OUT} = 500 mA, Load = 1 LED (V_f = 3.9 V)
10. L = 4.7 μH (TDK RLF7030T–4R7M3R4), C_{out} = 22 μF X5R

11. Guaranteed by design and characterized.

12.The overall tolerance is dependent on the accuracy of the external resistor.

TYPICAL PERFORMANCE CHARACTERISTICS

10 100 1000

 \Box

ପି

FREQUENCY (kHz)

FREQUENCY (KHz)

 $1.20V$

DETAILED OPERATING DESCRIPTION

Figure 15. Functional Block Diagram

Operation

The NCP5030 DC−DC converter is based on a Current Mode PWM architecture specifically designed to efficiently provide a regulated current to a high current white LED. This device utilizes fixed frequency synchronous buck−boost switching regulator architecture. This topology is critical in single cell Lithium−Ion/ Polymer battery or 3 Alkaline powered applications as the forward voltage of the LED may be greater than or less than the battery voltage. A low feedback voltage of 200 mV (nom) minimizes power losses in the current setting resistor connected between the cathode of the LED and ground.

The core switching regulator is configured as a full bridge with four low R_{DSON} (0.1 Ω) MOSFET switches to maximize efficient power delivery. Another advantage of this topology is that it supports a true−shut down mode where the LED will be disconnected from the power supply when the device is placed in disable mode.

Figure 16 shows how the four switches are connected to charge and discharge the current from P_{VIN} to V_{OUT} through the inductor.

Figure 16. Basic Power Switches Topology

The converter operates in three different modes as a function of $V_{\text{OUT}} - V_{\text{IN}}$ (Figure 17): In Buck mode when V_{OUT} is below $V_{\text{IN}} - 650$ mV (T_{BUCK} nominal), in Boost mode when V_{OUT} is above V_{IN} + 375 mV (T_{BOOST}) nominal) and in Buck–Boost mode when V_{OUT} is between this tow thresholds.

Figure 17. Conversion Mode

The internal oscillator provides a 700 kHz clock signal to trigger the PWM controller on each rising edge (SET signal) which starts a cycle. In pure buck or boost mode, the converter operates in two−phase mode, the first one to charge the inductor, followed by a synchronous rectifier discharge phase. However, in buck−boost mode, to get high efficiency the converter controls the switches in three separate phases (see Buck−Boost Mode Section). The capacitor C_{OUT} is used to store energy from the inductor to smooth output voltage thus constantly powering the load.

Buck Mode (V_{OUT} < V_{IN} - 650 mV)

In Buck mode, switches P1 and N1 are toggling and the two others are fixed, the switch N2 is all time OFF and the switch P2 is all time ON. The buck converter operates in two separate phase (See Figure 18). The first one is T_{ON} when $I_{IN} = I_{OUT}$. During this phase the switch P1 is ON, N1 is OFF and the current increases through the inductor. The switch current is measured by the SENSE CURRENT and added to the RAMP COMP signal. Then PWM COMP compares the output of the adder and the signal from ERROR AMP. When the comparator threshold is exceeded, T_{ON} phase is followed by T_{OFF} . P1 switch is turned OFF and N1 is ON until next clock rising edge. The current is only delivered by the inductor, which means that $I_{IN} = 0$

Figure 18. Basic DC−DC Buck Operation

Boost Mode (V_{OUT} > V_{IN} + 375 mV)

The switches in boost mode are inversely controlled than in buck mode. Switches P2 and N2 are toggling and the two others are fixed. Switch P1 is all time ON and the switch N1 is all time OFF. The boost converter operates in two separate phases (See Figure [19](#page-9-0)). The first one is T_{ON} when

the inductor is charged by current from the battery to store up energy. During this phase the switch N2 is on and P2 is off. The switch current is measured by the SENSE CURRENT and added to the RAMP COMP signal. Then PWM COMP compares the output of the adder and the signal from ERROR AMP. When the comparator threshold is exceeded, the flip−flop circuit is reset, P2 switch is turned on, and N2 is off until the rising edge of the next clock cycle.

Figure 19. Basic DC−DC Boost Operation

Buck−Boost Mode

$(V_{IN} - 650$ mV < V_{OUT} < $V_{IN} + 375$ mV)

Figure 20 shows the basic DC−DC Buck−Boost operation. Now, all four switches are running and the controller operates in three separate phases to reach higher efficiency. The first step is T_{ON} when the inductor is charged by current from the battery. During this phase the switch P1_N2 are on and P2_N1 are off. Like the other modes, the current measured by SENSE CURRENT is added to the RAMP COMP signal and compared by PWM COMP with the signal from ERROR AMP. When PWM COMP threshold is exceeded, the flip−flop circuit is reset and the controller switches in T_{OFF} phase. In this second phase, the switch P1_N2 are off and P2_N1 are ON. Because time of TOFF phase is constant, the current stored in the inductor during 250 ns (nominal) is drained to V_{OUT} . After this, CONSTANT T_{OFF} delay is over, the circuit logic switches in the third phase named TC (Time Conduction) where the inductor is directly connected from PVIN to VOUT. The switch P1_P2 are on and switches N_N2 are off until the rising edge of the next clock cycle.

Figure 20. Basic DC−DC BB Operation

In addition, there are four safety circuits like OVP, UVLO, IPEAK COMP, THERMAL PROTECTION, which can disable the DC−DC conversion.

Error Amp and Compensation

Regulation loop is closed by the error amplifier, which compares the feedback voltage with the reference set at 200 mV. Thanks to the transconductance structure, the compensation network is directly connected to the error amplifier output. This external passive network is necessary to sets the dominant pole to gets a good loop stability. The compensation network shown in Figure 21 provides a phase margin greater than 45° whatever the current drives in a white LED load.

Figure 21. Compensation Network

LED Current Selection

The feedback resistor (RSENSE) determines the LED current in steady state. The control loop regulates the current in such a way that the average voltage at the FB input is 200 mV (nominal). For example, should one need 800 mA output current, R_{SENSE} should be selected according to the following equation:

RSENSE =
$$
\frac{F_{BV}}{I_{LED}} = \frac{200 \text{ mV}}{800 \text{ mA}} = 250 \text{ m}\Omega
$$
 (eq. 1)

Current Selection

Figure 22 shows an application schematic to drive two selected currents I_1 and I_2 .

$$
ILED = I_1 + I_2 \qquad (eq. 2)
$$

Figure 22. Two Current Selections

An active low logic level of M1 enables the low current mode, So $I_2 = 0$ and $I_1 = I_{LED} = 200$ mV / R_1 . For example, should one need 200 mA for low current mode and 800 mA for high current mode, R_1 should be selected according to the following below:

$$
R_1 = \frac{F_{BV}}{I_1} = \frac{200 \text{ mV}}{200 \text{ mA}} = 1.0 \ \Omega \tag{eq. 3}
$$

So an active high logic level M1 on gate enables the high current mode then $I_{\text{FLASH}} = I_1 + I_2$ and according Equation 2 and 3, R2 should be selected regarding the following equation:

$$
R_2 = \frac{FBV}{IFLASH - 11} - RDSON_M1
$$

\n
$$
R_2 = \frac{200 \text{ mV}}{800 \text{ mA} - 200 \text{ mA}} - 33 \text{ m}\Omega
$$
 (eq. 4)

 $R_2 = 300$ m Ω

Some recommended resistors include, but are not limited to:

PANASONIC ERJ3BQF1R0V $(1.0 \Omega 1\% 0603)$ PANASONIC ERJ3BQFR30V (300 mΩ 1% 0603) PANASONIC ERJ3BQJ1R0V (1.0 Ω 5% 0603) PANASONIC ERJ3BQJR30V (300 m Ω 5% 0603)

Analogue Dimming

In white LED applications, it is desirable to operate the LEDs at a specific operating current, as the color shift as the bias current. As a consequence, it is recommended to dim the LED current by Pulse Width Modulation techniques. A low frequency PWM signal can be applied to the CTRL input. LED brightness can be changed by varying the duty cycle. To avoid any optical flicker the frequency must be higher than 100 Hz and preferably less than 300 Hz.

Because of the soft–start function set at 1000 µs (nominal), higher frequency would cause the device to remain active with lower than expected brightness. Nevertheless, in this case a dimming control using a filtered PWM signal can be used. In addition, for DC voltage control the same technique is suitable and the filter is taken away. Please refer to "NPC5030 Dimming Control Application Note".

Inductor Selection

Three main electrical parameters need to be considered when choosing an inductor: the value of the inductor, the saturation current and the DCR. Firstly, we need to check if the inductor is able to handle the peak current without saturating. Therefore, we have to consider that the maximum peak inductor current is in Buck−Boost mode when V_{OUT} is closed T_{BOOST} threshold for the lower operating V_{IN} . Obviously, the peak current inductor is higher when this device supplies the maximum required current. In this case, the DC−DC converter is supposed to operate in Continuous Conduction Mode (CCM) so the dotted curve in Figure 23 gives the inductor peak current as a function of load current:

Figure 23. Inductor Peak Currents Vs. I_{OUT} (mA)

Finally, an acceptable DCR must be selected regarding losses in the coil and must be lower than 100 m Ω to limit excessive voltage drop. In addition, as DCR is reduced, overall efficiency will improve. Some recommended inductors are included but are not limited to:

TDK VLF5014AT−4R71R1 TDK RLF7030T−4R7M3R4 COPPER BUSSMANN FP3−4R7 MURATA LQH43CN4R7M03L NIC: NIP16W4R7MTRF

Switch Current Limit

This safety feature is clamping the maximum allowed current in the inductor according to external R_{PCA} resistor, which is connected between PCA input and the ground. This allows the user to reduce the peak current being drawn

from the supply according to the application's specific requirements. The I_{peak} maximum value is 4 A, resulting in a minimum resistor value of 30 k Ω . Please refer to Figure [8](#page-5-0) I_{PEAK MAX} Vs R_{PCA} page [6](#page-5-0) to choose R_{PCA} value versus I_{PEAK} MAX. By limiting the peak current to the needs of the application, the inductor sizing can be scaled appropriately to the specific requirements. This allows the PCB footprint to be minimized.

Input and Output Capacitors Selection

 C_{OUT} stores energy during the T_{OFF} phase and sustains the load current during the T_{ON} phase. In order ensure the loop stability and minimize the output ripple, at least $22 \mu F$ low ESR multi−layer ceramic capacitor type X5R is recommended.

The V_{IN} and PV_{IN} input pin need to be bypassed by a X5R or an equivalent low ESR ceramic capacitor. Near the PV_{IN} pin at least 10 μ F 6.3 V or higher ceramic capacitor is needed. Regarding V_{IN} pin a 1 μ F 6.3 V close to the pad is sufficient. Some recommended capacitors include but are not limited to:

22 µF 6.3 V 0805 TDK: C2012X5R0J226MTJ 22 µF 6.3 V 1206 MURATA: GRM31CR60J226KE19L 10 μF 6.3 V 0805 TDK C2012X5R0J106MT

Over Voltage Protection (OVP)

The NCP5030 regulates the load current. If there is an open load condition such as a lost connection to the White LED, the converter keeps supplying current to the Cout capacitor causing the output voltage to rise rapidly. To prevent the device from being damaged and to eliminate external protection components such as zener diode, the NCP5030 incorporates an OVP circuit, which monitors the output voltage with a resistive divider network and a comparator and voltage reference. If the output reaches 6 V (nominal), the OVP circuit will detect a fault and inhibit PWM operation. This comparator has 200 mV hysteresis to allow the PWM operation to resume automatically when the load is reconnected and when the voltage drops below 5.8 V.

Under Voltage Lock Out

To ensure proper operation under low input voltage conditions, the device has a built−in Under−Voltage Lock Out (UVLO) circuit. The device remains disabled until the input voltage exceeds 2.35 V (nominal). This circuit has 100 mV hysteresis to provide noise immunity to transient conditions.

Thermal Protection

Normal operation of the NCP5030 is disabled to protect the device if the junction temperature exceeds 160°C. When the junction temperature drops below 140°C, normal operation will resume.

Layout Recommendations

As with all switching DC/DC converter, care must be observed to the PCB board layout and component placement. To prevent electromagnetic interference (EMI) problems and reduce voltage ripple of the device any copper trace, which see high frequency switching path, should be optimized. So the input and output bypass ceramic capacitor, C_{IN} and C_{OUT} as depicted in Figure 24 must be placed as close as possible the NCP5030 and connected directly between pins and ground plane. In additional, the track connection between the inductor and the switching input, SW pin must be minimized to reduce EMI radiation.

TBD

Figure 24. Recommended PCB Layout

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Demo Board Available:

The NCP5030MTTXGEVB/D evaluation board that configures the device to drive high current through one white LED.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 〔ll〕are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability,

DATE 31 OCT 2006

NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETER.

- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

GENERIC MARKING DIAGRAM*

(Note: Microdot may be in either location)

W

*This information is generic. Please refer to device data sheet for actual part marking.

marκıng.
Pb−Free indicator, "G" or microdot " ■", may or may not be present.