## **<u>Linear Regulator</u>** - Low **Dropout**

### 1.5 A

### NCP565, NCV565

The NCP565/NCV565 low dropout linear regulator will provide 1.5 A at a fixed output voltage or an adjustable voltage down to 0.9 V. The fast loop response and low dropout voltage make this regulator ideal for applications where low voltage and good load transient response are important. Device protection includes current limit, short circuit protection, and thermal shutdown.

#### **Features**

- Ultra Fast Transient Response (<1.0 μs)
- Low Ground Current (1.5 mA at Iload = 1.5 A)
- Low Dropout Voltage (0.9 V at Iload = 1.5 A)
- Low Noise (28 μVrms)
- 0.9 V Reference Voltage
- Adjustable Output Voltage from 7.7 V down to 0.9 V
- 1.2 V, 1.5 V, 2.8 V, 3.0 V, 3.3 V Fixed Output Versions. Other Fixed Voltages Available on Request
- Current Limit Protection (3.3 A Typ)
- Thermal Shutdown Protection (160°C)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices

#### **Typical Applications**

- Servers
- ASIC Power Supplies
- Post Regulation for Power Supplies
- Constant Current Source



#### ON Semiconductor®

#### www.onsemi.com



D<sup>2</sup>PAK 3





- Pin 1. V<sub>in</sub>
  - 2. Ground
  - 3. Vout



**MARKING** 

**DIAGRAMS** 



D<sup>2</sup>PAK 5 CASE 936A **ADJUSTABLE** 



Tab = Ground

- Pin 1. N.C.
  - $2. V_{in}$
  - 3. Ground
  - 4. V<sub>out</sub> 5. Adj

xx = 12 or 33= P or V

- = Assembly Location
- WL = Wafer Lot
- = Year
- WW = Work Week
- = Pb-Free



DFN6, 3x3.3 CASE 506AX

P565 MNxx AYWW=

Voltage Rating

AJ = Adjustable

12 = 1.2 V 30 = 3.0 V

15 = 1.5 V 33 = 3.3 V

28 = 2.8 V



SOT-223 **CASE 318E** 



Voltage Rating уу 12 = 1.2 V

Assembly Location Year

W Work Week

Pb-Free Package

Tab =  $V_{out}$ Pin 1. Ground

2. V<sub>out</sub>

3. V<sub>in</sub>

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. Typical Application Schematic, Fixed Output

Figure 2. Typical Application Schematic, Adjustable Output

#### **PIN DESCRIPTION**

D <sup>2</sup> PAK 5	D <sup>2</sup> PAK 3	DF	N6	SOT-223		
Pin No. Adj. Version	Pin No. Fixed Version	Pin No. Adj. Version	Pin No. Fixed Version	Pin No. Fixed Version	Symbol	Description
1	-	1, 2	1, 2, 5	-	N.C.	-
2	1	3	3	3	V <sub>in</sub>	Positive Power Supply Input Voltage
3, Tab	2, Tab	6	6	1	Ground	Power Supply Ground
4	3	4	4	2, Tab	V <sub>out</sub>	Regulated Output Voltage
5	-	5	-	-	Adj	This pin is to be connected to the sense resistors on the output. The linear regulator will attempt to maintain 0.9 V between this pin and ground. Refer to the Application Information section for output voltage setting.




Figure 3. Block Diagram, Fixed Output

Figure 4. Block Diagram, Adjustable Output

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>in</sub>	18	V
Output Pin Voltage	V <sub>out</sub>	-0.3 to V <sub>in</sub> + 0.3	V
Adjust Pin Voltage	$V_{adj}$	-0.3 to V <sub>in</sub> + 0.3	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NOTE: This device series contains ESD protection and exceeds the following tests:

Human Body Model JESD 22-A114-B Machine Model JESD 22-A115-A

#### THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics SOT-223 (Notes 1, 2) Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Pin	$R_{ hetaJA} \ R_{ hetaJP}$	107 12	°C/W
Thermal Characteristics DFN6 (Notes 1, 2) Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Pin	$R_{ hetaJA}$ $R_{ hetaJP}$	176 37	°C/W
Thermal Characteristics D <sup>2</sup> PAK (5ld) (Notes 1, 2) Thermal Resistance, Junction-to-Case Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Pin	$egin{array}{l} R_{ hetaJC} \ R_{ hetaJA} \ R_{ hetaJP} \end{array}$	3 83 4	°C/W

#### **OPERATING RANGES**

Rating	Symbol	Value	Unit
Operating Input Voltage (Note 1)	V <sub>in</sub>	V <sub>out</sub> + V <sub>DO</sub> , 2.5 (Note 3) to 9	٧
Operating Junction Temperature Range	$T_J$	-40 to 150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to 125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	°C

- Refer to Electrical Characteristics and Application Information for Safe Operating Area.
   As measured using a copper heat spreading area of 50 mm<sup>2</sup> for SOT–223 and DFN6, 100 mm<sup>2</sup> for D<sup>2</sup>PAK, 1 oz copper thickness.
   Minimum V<sub>in</sub> = (V<sub>out</sub> + V<sub>DO</sub>) or 2.5 V, whichever is higher.


ELECTRICAL CHARACTERISTICS (V<sub>in</sub> = V<sub>out</sub> + 1.6 V, V<sub>out</sub> = 0.9 V, T<sub>Δ</sub>= 25°C, C<sub>in</sub> = C<sub>out</sub> = 150 μF, unless otherwise noted. Note 4.)

Characteristic	Symbol	Min	Тур	Max	Unit
ADJUSTABLE OUTPUT VERSION				1	
Reference Voltage (10 mA < $I_{out}$ < 1.5 A; $V_{out}$ + 1.6 V < $V_{in}$ < 9.0 V; $T_{A}$ = -10 to 105°C)	V <sub>ref</sub>	0.882 (-2%)	0.9	0.918 (+2%)	V
Reference Voltage (10 mA < $I_{out}$ < 1.5 A; $V_{out}$ + 1.6 V < $V_{in}$ < 9.0 V; $T_{A}$ = -40 to 125°C)	V <sub>ref</sub>	0.873 (-3%)	0.9	0.927 (+3%)	V
ADJ Pin Current (Note 5)	$I_{Adj}$	-	30	_	nA
Line Regulation (I <sub>out</sub> = 10 mA) (Note 5)	Reg <sub>line</sub>	-	0.03	-	%
Load Regulation (10 mA < I <sub>out</sub> < 1.5 A) (Note 5)	Reg <sub>load</sub>	-	0.03	-	%
Dropout Voltage (I <sub>out</sub> = 1.5 A, V <sub>out</sub> = 2.5 V) (Note 6)	Vdo	-	0.9	1.3	V
Current Limit	I <sub>lim</sub>	1.6	3.3	-	Α
Ripple Rejection (120 Hz; I <sub>out</sub> = 1.5 A) (Note 5)	RR	_	85	_	dB
Ripple Rejection (1 kHz; I <sub>out</sub> = 1.5 A) (Note 5)	RR	-	75	_	dB
Ground Current (I <sub>out</sub> = 1.5 A)	I <sub>GND</sub>	-	1.5	3.0	mA
Output Noise Voltage (f = 100 Hz to 100 kHz, I <sub>out</sub> = 1.5 A) (Note 5)	V <sub>n</sub>	-	28	-	μVrms
Thermal Shutdown Protection (Note 5)	T <sub>SHD</sub>	_	160	_	°C
FIXED OUTPUT VOLTAGE ( $V_{in} = V_{out} + 1.6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , $C_{in} = C_{out} = 150 \mu\text{F}$ , unless other states of the contract	herwise note	ed, Note 4	.)		
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 2.8 V < $V_{in}$ < 9.0 V; $T_{A}$ = -10 to 105°C) 1.2 V version	V <sub>out</sub>	1.176 (-2%)	1.2	1.224 (+2%)	٧
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 2.8 V < $V_{in}$ < 9.0 V; $T_{A}$ = -40 to 125°C) 1.2 V version	V <sub>out</sub>	1.164 (-3%)	1.2	1.236 (+3%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 3.1 V < $V_{in}$ < 9.0 V; $T_{A}$ = -10 to 105°C) 1.5 V version	V <sub>out</sub>	1.470 (-2%)	1.5	1.530 (+2%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 3.1 V < $V_{in}$ < 9.0 V; $T_A$ = -40 to 125°C) 1.5 V version	V <sub>out</sub>	1.455 (-3%)	1.5	1.545 (+3%)	٧
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.4 V < $V_{in}$ < 9.0 V; $T_{A}$ = -10 to 105°C) 2.8 V version	V <sub>out</sub>	2.744 (-2%)	2.8	2.856 (+2%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.4 V < $V_{in}$ < 9.0 V; $T_{A}$ = -40 to 125°C) 2.8 V version	V <sub>out</sub>	2.716 (-3%)	2.8	2.884 (+3%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.6 V < $V_{in}$ < 9.0 V; $T_{A}$ = -10 to 105°C) 3.0 V version	V <sub>out</sub>	2.940 (-2%)	3.0	3.060 (+2%)	٧
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.6 V < $V_{in}$ < 9.0 V; $T_{A}$ = -40 to 125°C) 3.0 V version	V <sub>out</sub>	2.910 (-3%)	3.0	3.090 (+3%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.9 V < $V_{in}$ < 9.0 V; $T_A$ = -10 to 105°C) 3.3 V version	V <sub>out</sub>	3.234 (-2%)	3.3	3.366 (+2%)	V
Output Voltage (10 mA < $I_{out}$ < 1.5 A; 4.9 V < $V_{in}$ < 9.0 V; $T_A$ = -40 to 125°C) 3.3 V version	V <sub>out</sub>	3.201 (-3%)	3.3	3.399 (+3%)	V
Line Regulation (I <sub>out</sub> = 10 mA) (Note 5)	Reg <sub>line</sub>	-	0.03	_	%
Load Regulation (10 mA < I <sub>out</sub> < 1.5 A) (Note 5)	Reg <sub>load</sub>	-	0.03	_	%
Dropout Voltage (I <sub>out</sub> = 1.5 A, V <sub>out</sub> = 2.5 V) (Note 6)	Vdo	-	0.9	1.3	V
Current Limit	I <sub>lim</sub>	1.6	3.3	-	Α
Ripple Rejection (120 Hz; I <sub>out</sub> = 1.5 A) (Note 5)	RR	-	85	-	dB
Ripple Rejection (1 kHz; I <sub>out</sub> = 1.5 A) (Note 5)	RR	-	75	_	dB
Ground Current (I <sub>out</sub> = 1.5 A)	I <sub>GND</sub>	_	1.5	3.0	mA
Output Noise Voltage (f = 100 Hz to 100 kHz, V <sub>out</sub> = 1.2 V, I <sub>out</sub> = 1.5 A) (Note 5)	V <sub>n</sub>	-	38	-	μVrms
Thermal Shutdown Protection (Note 5)	T <sub>SHD</sub>	_	160	_	°C

<sup>4.</sup> Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>5.</sup> Typical values are based on design and/or characterization.
6. Dropout voltage is a measurement of the minimum input/output differential at full load.


#### **TYPICAL CHARACTERISTICS**



3.302 3.300 3.298 3.294 3.294 3.292 V<sub>in</sub> = 4.9 V V<sub>out(nom)</sub> = 3.3 V T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 5. Output Voltage vs. Temperature

Figure 6. Output Voltage vs. Temperature







Figure 7. Short Circuit Current Limit vs. Temperature

Figure 8. Dropout Voltage vs. Temperature






Figure 9. Ground Current vs. Temperature

Figure 10. Ground Current vs. Output Current

#### **TYPICAL CHARACTERISTICS**




Figure 11. Ripple Rejection vs. Frequency




Figure 12. Output Capacitor ESR Stability vs.
Output Current




Figure 13. Load Transient from 10 mA to 1.5 A




Figure 14. Load Transient from 10 mA to 1.5 A




Figure 15. Load Transient from 1.5 A to 10 mA





Figure 16. Load Transient from 1.5 A to 10 mA

#### **TYPICAL CHARACTERISTICS**






Figure 17. Noise Density vs. Frequency

Figure 18. Noise Density vs. Frequency

NOTE: Typical characteristics were measured with the same conditions as electrical characteristics.

#### APPLICATION INFORMATION

The NCP565 low dropout linear regulator provides adjustable voltages at currents up to 1.5 A. It features ultra fast transient response and low dropout voltage. These devices contain output current limiting, short circuit protection and thermal shutdown protection.

#### Input, Output Capacitor and Stability

An input bypass capacitor is recommended to improve transient response or if the regulator is located more than a few inches from the power source. This will reduce the circuit's sensitivity to the input line impedance at high frequencies and significantly enhance the output transient response. Different types and different sizes of input capacitors can be chosen dependent on the quality of power supply. A 150  $\mu F$  OSCON 16SA150M type from Sanyo should be adequate for most applications. The bypass capacitor should be mounted with shortest possible lead or track length directly across the regulator's input terminals.

The output capacitor is required for stability. The NCP565 remains stable with ceramic, tantalum, and aluminum–electrolytic capacitors with a minimum value of 1.0  $\mu F$  with ESR between 50 m $\Omega$  and 2.5  $\Omega$ . The NCP565 is optimized for use with a 150  $\mu F$  OSCON 16SA150M type in parallel with a 10  $\mu F$  OSCON 10SL10M type from Sanyo. The 10  $\mu F$  capacitor is used for best AC stability while 150  $\mu F$  capacitor is used for achieving excellent output transient response. The output capacitors should be placed as close as possible to the output pin of the device. If not, the excellent load transient response of NCP565 will be degraded.

#### **Adjustable Operation**

The typical application circuit for the adjustable output regulators is shown in Figure 2. The adjustable device develops and maintains the nominal 0.9 V reference voltage between Adj and ground pins. A resistor divider network R1 and R2 causes a fixed current to flow to ground. This current creates a voltage across R1 that adds to the 0.9 V across R2 and sets the overall output voltage.

The output voltage is set according to the formula:

$$V_{out} = V_{ref} \times \left(\frac{R1 + R2}{R2}\right) - I_{Adj} \times R2$$

The adjust pin current, I<sub>Adj</sub>, is typically 30 nA and normally much lower than the current flowing through R1 and R2, thus it generates a small output voltage error that can usually be ignored.

#### **Load Transient Measurement**

Large load current changes are always presented in microprocessor applications. Therefore good load transient performance is required for the power stage. NCP565 has the feature of ultra fast transient response. Its load transient responses in Figures 13 through 16 are tested on evaluation board shown in Figure 19. On the evaluation board, it consists of NCP565 regulator circuit with decoupling and filter capacitors and the pulse controlled current sink to obtain load current transitions. The load current transitions are measured by current probe. Because the signal from current probe has some time delay, it causes un–synchronization between the load current transition and output voltage response, which is shown in Figures 13 through 16.




Figure 19. Schematic for Transient Response Measurement

#### **PCB Layout Considerations**

Good PCB layout plays an important role in achieving good load transient performance. Because it is very sensitive to its PCB layout, particular care has to be taken when tackling Printed Circuit Board (PCB) layout. The figures below give an example of a layout where parasitic elements are minimized. For microprocessor applications it is customary to use an output capacitor network consisting of

several capacitors in parallel. This reduces the overall ESR and reduces the instantaneous output voltage drop under transient load conditions. The output capacitor network should be as close as possible to the load for the best results. The schematic of NCP565 typical application circuit, which this PCB layout is base on, is shown in Figure 20. The output voltage is set to 3.3 V for this demonstration board according to the feedback resistors in the Table 1.




Figure 20. Schematic of NCP565 Typical Application Circuit




Figure 21. Top Layer




Figure 22. Bottom Layer




Figure 23. Silkscreen Layer

Table 1. Bill of Materials for NCP565 Adj Demonstration Board

Item	Used #	Component	Designators	Suppliers	Part Number
1	4	Radial Lead Aluminum Capacitor 150 μF/16 V	C1, C2, C3, C5	Sanyo Oscon	16SA150M
2	1	Radial Lead Aluminum Capacitor 10 μF/10 V	C4	Sanyo Oscon	10SL10M
3	1	SMT Chip Resistor (0805) 15.8 K 1%	R2	Vishay	CRCW08051582F
4	1	SMT Chip Resistor (0805) 42.2 K 1%	R1	Vishay	CRCW08054222F
5	1	SMT Ceramic Capacitor (0603) 5.6 pF 10%	C6	Vishay	VJ0603A5R6KXAA
6	1	NCP565 Low Dropout Linear Regulator	U1	ON Semiconductor	NCP565D2TR4

#### **Protection Diodes**

When large external capacitors are used with a linear regulator it is sometimes necessary to add protection diodes. If the input voltage of the regulator gets shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage and the rate at which  $V_{\rm in}$  drops. In the NCP565 linear regulator, the discharge path is through a large junction and protection diodes are not usually needed. If the regulator is used with large values of output capacitance and the input voltage is instantaneously shorted to ground, damage can occur. In this case, a diode connected as shown in Figure 24 is recommended.




Figure 24. Protection Diode for Large Output Capacitors

#### **Thermal Considerations**

This series contains an internal thermal limiting circuit that is designed to protect the regulator in the event that the maximum junction temperature is exceeded. This feature provides protection from a catastrophic device failure due to accidental overheating. It is not intended to be used as a substitute for proper heat sinking. The maximum device power dissipation can be calculated by:

$$P_D = \frac{T_J(max) - T_A}{R_{\theta,JA}}$$




Figure 25. Thermal Resistance

#### **ORDERING INFORMATION**

Device	Nominal Output Voltage**	Package	Shipping <sup>†</sup>
NCP565D2TG		D <sup>2</sup> PAK 5 (Pb-Free)	50 Units / Tube
NCP565D2TR4G	Adj	D <sup>2</sup> PAK 5 (Pb-Free)	800 / Tape & Reel
NCP565MNADJT2G		DFN6 (Pb-Free)	3000 / Tape & Reel
NCP565D2T12G		D <sup>2</sup> PAK 3 (Pb-Free)	50 Units / Tube
NCP565D2T12R4G	5: 1/4000	D <sup>2</sup> PAK 3 (Pb-Free)	800 / Tape & Reel
NCP565MN12T2G	Fixed (1.2 V)	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP565ST12T3G		SOT-223 (Pb-Free)	4000 / Tape & Reel
NCP565MN15T2G	Fixed (1.5 V)	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP565MN28T2G	Fixed (2.8 V)	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP565MN30T2G	Fixed (3.0 V)	DFN6 (Pb-Free)	3000 / Tape & Reel
NCP565D2T33G		D <sup>2</sup> PAK 3 (Pb-Free)	50 Units / Tube
NCP565D2T33R4G	Fixed (3.3 V)	D <sup>2</sup> PAK 3 (Pb-Free)	800 / Tape & Reel
NCP565MN33T2G		DFN6 (Pb-Free)	3000 / Tape & Reel
NCV565D2TG*		D <sup>2</sup> PAK 5	50 Units / Tube
NCV565D2TR4G*	Adj	(Pb-Free)	800 / Tape & Reel
NCV565D2T12R4G*		D <sup>2</sup> PAK 3 (Pb-Free)	800 / Tape & Reel
NCV565ST12T3G*	Fixed (1.2 V)	SOT-223 (Pb-Free)	4000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


<sup>\*\*</sup>For other fixed output versions, please contact the factory. The max Vout available for SOT-223 is 1.2 V.




**SOT-223 (TO-261)** CASE 318E-04 ISSUE R


**DATE 02 OCT 2018** 








SEE DETAIL A



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Α	1.50	1.63	1.75		
A1	0.02	0.06	0.10		
b	0.60	0.75	0.89		
b1	2.90	3.06	3.20		
C	0.24	0.29	0.35		
D	6.30	6.50	6.70		
E	3.30	3.50	3.70		
е		2,30 BSC	,		
L	0.20				
L1	1.50	1.75	2.00		
He	6.70	7.00	7.30		
θ	0°		10°		



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2		


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

# GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location)
\*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

TOP VIEW

SIDE VIEW

D2-

BOTTOM VIEW

**GENERIC** 

**MARKING DIAGRAM\*** 

XXXXX

XXXXX

AYWW=

DETAIL B

|//||0.10|C

|△|0.08|C|

DETAIL

Α

A

В

С

-6X L

6X b ⊕ 0.10 C A B 0.05 C NOTE 5




PIN DNE **REFERENCE** 


#### DFN6 3.0x3.3, 0.95P CASE 506AX **ISSUE A**


**DATE 22 SEP 2020** 



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSION & APPLIES TO PLATED TERMINALS AND IS
  MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL
- AS THE TERMINALS.
- POSITIONAL TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.









DETAIL A

	2.	15— <del>-</del> I	_6X	0.83
			1	1
1,35-				3.60
1.35				
			]	
	0.95 _ PITCH	-	6X	0.50
	RECOM	IMEN]	DED	

For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

MOUNTING FOOTPRINT

### = Pb-Free Package (Note: Microdot may be in either location)

WW

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON21930D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN6 3.0X3.3, 0.95P		PAGE 1 OF 1

XXXX = Specific Device Code = Assembly Location

= Year


= Work Week


ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





#### D<sup>2</sup>PAK CASE 936-03 ISSUE E

#### **DATE 29 SEP 2015**










**OPTIONAL CONSTRUCTIONS** 

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCHES. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS
- A AND K.
  DIMENSIONS U AND V ESTABLISH A MINIMUM
- MOUNTING SURFACE FOR TERMINAL 4.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.
- SINGLE GAUGE DESIGN WILL BE SHIPPED AF-TER FPCN EXPIRATION IN OCTOBER 2011.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.386	0.403	9.804	10.236
В	0.356	0.368	9.042	9.347
С	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
ED	0.045	0.055	1.143	1.397
Es	0.018	0.026	0.457	0.660
F	0.051 REF		1.295 REF	
G	0.100 BSC		2.540 BSC	
Н	0.539	0.579	13.691	14.707
J	0.125 MAX		3.175 MAX	
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	0°	8°	0°	8°
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code

= Assembly Location

= Wafer Lot 1 Υ = Year ww = Work Week G = Pb-Free Package

	Ι,		
16.155		. ———	- 8.380 
			2X 3.504

**SOLDERING FOOTPRINT\*** 

**←** 10.490 →

	ļ [			2X 3.504
2X	(1.016 →		Ī	<u> </u>
		5.080 PITCH	DIME	NSIONS: MILLI

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98ASH01005A Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** D<sup>2</sup>PAK **PAGE 1 OF 1** 

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.




#### D<sup>2</sup>PAK 5-LEAD CASE 936A-02 ISSUE E


**DATE 28 JUL 2021** 








DUAL GUAGE







B□TT□M VIEW

SINGLE GUAGE CONSTRUCTION


SINGL



DETAIL C TIP LEADFORM ROTATED 90° CW



BOTTOM VIEW OPTIONAL CONSTRUCTIONS



RECOMMENDED

MOUNTING FOOTPRINT \*\*

5X 1.016 [0.040]

For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SQLDERRM/D.

1.702 [0.067]

PITCH

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCHES
- 3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
- DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 4.
- 5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN.	MAX.	MIN.	MAX.
Α	0.396	0.403	9.804	10.236
В	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
ED	0.045	0.055	1.143	1.397
Es	0.018	0.026	0.457	0.660
G	0.067 BSC		1.702 BSC	
I	0.539	0.579	13.691	14.707
К	0.050 REF		1.270 REF	
г	0.000	0.010	0.000	0.254
М	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
Р	0.058	0.078	1.473	1.981
R	0*	å	0*	8*
S	0.116 REF		2.946	REF
5	0.200 MIN		5.080	MIN
<b>~</b>	0.250 MIN		6,350	NIM (

# GENERIC MARKING DIAGRAM\*



xxxxxx = Device Code
A = Assembly Location
WL = Wafer Lot

Y = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

not follow the Generic Marking.			
DOCUMENT NUMBER:	98ASH01006A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	

D2PAK 5-LEAD

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

**PAGE 1 OF 1**