200 mA, Ultra-Low Quiescent Current, I_Q 12 μA, Ultra-Low Noise, Low Dropout Regulator

Noise sensitive RF applications such as Power Amplifiers in satellite radios, infotainment equipment, and precision instrumentation require very clean power supplies. The NCP752 is 200 mA LDO that provides the engineer with a very stable, accurate voltage with ultra low noise and very high Power Supply Rejection Ratio (PSRR) suitable for RF applications. The device doesn't require any additional noise bypass capacitor to achieve ultra low noise performance. In order to optimize performance for battery operated portable applications, the NCP752 employs the Auto Low–Power Function for Ultra Low Quiescent Current consumption.

Features

- Operating Input Voltage Range: 2.0 V to 5.5 V
- Available in Fixed Voltage Options: 0.8 to 3.5 V Contact Factory for Other Voltage Options
- Ultra Low Quiescent Current of Typ. 12 µA
- Ultra Low Noise: 11.5 μV_{RMS} from 100 Hz to 100 kHz
- Very Low Dropout: 130 mV Typical at 200 mA
- ±2% Accuracy Over Load/Line/Temperature
- High PSRR: 68 dB at 1 kHz
- Power Good Output
- Internal Soft-Start to Limit the Inrush Current
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 µF Ceramic Output Capacitor
- Available in TSOP-5 and XDFN 1.5 x 1.5 mm Package
- Active Output Discharge for Fast Turn-Off
- These are Pb-Free Devices

Typical Applications

- PDAs, Mobile phones, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth[®], Zigbee[®]
- Portable Medical and Other Battery Powered Devices




Figure 1. Typical Application Schematic



ON Semiconductor®

http://onsemi.com



XDFN6 CASE 711AE



TSOP-5 CASE 483

MARKING DIAGRAMS





XXX = Specific Device Code


- = Assembly Location
- M = Date Code Y = Year

W = Work Week

= Pb-Free Package


(Note: Microdot may be in either location)


PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 19 of this data sheet.





PIN FUNCTION DESCRIPTION

Pin No. XDFN 6	Pin No. TSOP-5	Pin Name	Description	
1	5	OUT	Regulated output voltage pin. A small 1 μF ceramic capacitor is needed from this pin to ground to assure stability.	
2	4	PG	Open Drain Power Good Output.	
3	2	GND	Power supply ground. Connected to the die through the lead frame. Soldered to the copper plane allows for effective heat dissipation.	
4	3	EN	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.	
5		N/C	Not connected. This pin can be tied to ground to improve thermal dissipation.	
6	1	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability.	

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V _{IN}	–0.3 V to 6 V	V
Output Voltage	V _{OUT}	–0.3 V to VIN + 0.3 V	V
Enable Input	V _{EN}	–0.3 V to VIN + 0.3 V	V
Power Good Output	V _{PG}	–0.3 V to VIN + 0.3 V	V
Output Short Circuit Duration	t _{SC}	Indefinite	s
Maximum Junction Temperature	T _{J(MAX)}	150	°C
Storage Temperature	T _{STG}	–55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per JESD22–A114 ESD Machine Model tested per JESD22–A115 Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics, TSOP-5, Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	224	°C/W
Thermal Characteristics, XDFN6 1.5x1.5mm Thermal Resistance, Junction-to-Air	R_{\thetaJA}	149	°C/W

3. Single component mounted on 1 oz FR 4 PCB with 645 mm² cu area.

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \leq T_{J} \leq 125 \text{ }^{\circ}C; \text{ } \text{V}_{IN} = \text{V}_{OUT(NOM)} + 0.3 \text{ } \text{V or } 2.0 \text{ } \text{V}, \text{ whichever is greater; } \text{I}_{OUT} = 10 \text{ } \text{mA}, \text{ } C_{IN} = C_{OUT} = 1 \text{ } \mu\text{F}, \text{ unless otherwise noted}. \text{ Typical values are at } T_{J} = +25^{\circ}C \text{ (Note 4)}$

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V _{IN}	2.0		5.5	V
Undervoltage lock-out	V _{IN} rising	UVLO	1.2	1.5	1.9	V	
Output Voltage Accuracy	Vout + 0.3 V \leq Vin \leq 5.5 V, Iou	V _{OUT}	-2		+2	%	
Line Regulation	Vout + 0.3 V \leq Vin \leq 5.5 V, I	OUT = 10 mA	Reg _{LINE}		300		μV/V
Load Regulation	IOUT = 0 mA to 200	mA	Reg _{LOAD}		20		μV/mA
Load Transient	I _{OUT} = 1 mA to 200 mA or 200 1 μs, C _{OUT} = 1 μ		Tran _{LOAD}		±90		mV
Dropout voltage (Note 5)	I _{OUT} = 200 mA, V _{OUT(nor}	_{m)} = 2.5 V	V _{DO}		130	200	mV
Output Current Limit	V _{OUT} = 90% V _{OUT}	nom)	I _{CL}	210	400	550	mA
Quiescent current	I _{OUT} = 0 mA		lQ		12	25	μA
Ground current	I _{OUT} = 200 mA		I _{GND}		150		μA
	$Ven \le 0.4 \text{ V}, \text{T}_\text{J} = +2$	Idis		0.12		μΑ	
Shutdown current	$V_{EN} \leq 0 \text{ V}, \text{ V}_{IN} = 5.$			0.55	1	μΑ	
EN Pin Threshold Voltage High Threshold Low Threshold	V _{EN} Voltage increa V _{EN} Voltage decrea	V _{EN_HI} V _{EN_LO}	0.9		0.4	V	
EN Pin Input Current	V _{EN} = 5.5 V	I _{EN}		100	500	nA	
Turn-on Time	$\begin{array}{c} C_{OUT} = 1.0 \ \mu\text{F}, \ I_{OUT} = 0 \ \text{m/} \\ \text{From } V_{OUT} = 10\% \ V_{OUT(N)} \\ V_{OUT(NOM)} \end{array}$	t _{ON1}		80		μs	
	C_{OUT} = 1.0 μ F, I_{OUT} = 0 m/ From assertion of the EN to 9	t _{ON2}		200		μs	
Power Supply Rejection Ratio	VIN = 3 V, VOUT = 2.5 V IOUT = 150 mA	f = 100 Hz f = 1 kHz f = 10 kHz	PSRR		70 68 53		dB
Output Noise Voltage	V _{OUT} = 2.5 V, V _{IN} = 3 V, I _{OU} f = 100 Hz to 100 H	V _{OUT} = 2.5 V, V _{IN} = 3 V, I _{OUT} = 200 mA f = 100 Hz to 100 kHz			11.5		μV_{rms}
Thermal Shutdown Temperature	Temperature increasing from	n TJ = +25°C	T _{SD}		160		°C
Thermal Shutdown Hysteresis	Temperature falling from TsD		T _{SDH}	-	20	-	°C
POWER GOOD OUTPUT			•				-
PG Threshold Voltage	V _{OUT} decreasing		V _{PG-}	90	92	94	%V _{OUT}
PG Threshold Voltage	V _{OUT} increasing		V _{PG+}	92	94	96	%V _{OUT}
Hysteresis	Measured on V _{OUT}				2		%V _{OUT}
PG Output Low Voltage	I _{OUT(PG)} = 1 mA				0.1	0.4	V
PG Pin Leakage	$V_{IN} = V_{OUT(NOM)} + 0$			0.002	1	μA	
PG time-out delay	NCP752A NCP752B	t _{RD}		2 200		μs	
	1	1		+		1	

4. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested

NCP752A

NCP752B

at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

2

5


μs

t_{RR}


5. Characterized when VOUT falls 100 mV below the regulated voltage at VIN = VOUT(NOM) + 0.3 V.

PG reaction time

TYPICAL CHARACTERISTICS







I_{OUT} = 110 mA

20 µs/div

I_{OUT} = 210 mA

20 µs/div

Figure 7. Load Transient Response, 10 mA -

210 mA NCP752A/B, V_{OUT} = 0.8 V

50 mV/div

100 mA/div

100 mV/div

200 mA/div

V_{OUT} = 0.8 V

I_{OUT} = 10 mA

V_{OUT} = 0.8 V

 $I_{OUT} = 10 \text{ mA}$









Figure 4. Load Transient Response, 1 mA -100 mA NCP752A/B, V_{OUT} = 0.8 V









 $V_{IN} = 2 V$

V_{OUT} = 0.8 V

 $C_{IN} = C_{OUT} = 1 \ \mu F$


 $t_{RISE} = t_{FALL} = 1 \ \mu s$


TYPICAL CHARACTERISTICS

V_{IN} = 2.3 V

V_{OUT} = 1.8 V

 $C_{IN} = C_{OUT} = 1 \ \mu F$













Figure 10. Load Transient Response, 1 mA – 100 mA NCP752A/B, V_{OUT} = 1.8 V













20 μs/div

Figure 12. Load Transient Response, 1 mA – 200 mA NCP752A/B, V_{OUT} = 1.8 V




100 μs/div

Figure 14. Load Transient Response, 1 mA – 200 mA NCP752A/B, V_{OUT} = 1.8 V



20 μs/div










Figure 16. Load Transient Response, 1 mA – 100 mA NCP752A/B, V_{OUT} = 3.3 V




20 μs/div








20 µs/div


Figure 18. Load Transient Response, 1 mA – 200 mA NCP752A/B, V_{OUT} = 3.3 V














TYPICAL CHARACTERISTICS





500 μs/div

















Shutdown, V_{OUT} = 3.3 V


TYPICAL CHARACTERISTICS



500 µs/div

Normal Operation

V_{IN} = 2.3 V



4

Thermal

Shutdown

 $V_{OUT} = 0 V$

V_{PG} = 0 V







Figure 36. Recovery from Thermal Shutdown


NCP752B, V_{OUT} = 1.8 V
















TYPICAL CHARACTERISTICS



500 μs/div

Figure 39. Input Voltage Turn-on Response NCP752B, V_{OUT} = 0.8 V



2 ms/div

Figure 40. Input Voltage Turn-off Response NCP752B, V_{OUT} = 0.8 V




Figure 41. Input Voltage Turn-on Response NCP752B, V_{OUT} = 1.8 V











Figure 42. Input Voltage Turn-off Response NCP752B, V_{OUT} = 1.8 V

















APPLICATION INFORMATION

The NCP752 is a high performance, 200 mA LDO voltage regulator with open-drain PG flag. This device delivers excellent noise and dynamic performance. Thanks to its adaptive ground current feature the device consumes only 12 μ A of quiescent current at no-load condition. The regulator features very-low noise of 11.5 μ V_{RMS}, PSRR of typ. 68 dB at 1 kHz and very good load/line transient response. The device is an ideal choice for battery powered portable applications.

A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as typ. 120 nA from the IN pin.

The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

Input Capacitor Selection (C_{IN})

It is recommended to connect a minimum of 1 μ F Ceramic X5R or X7R capacitor close to the IN pin of the device. Larger input capacitors may be necessary if fast and large load transients are encountered in the application. There is no requirement for the min./max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL.

Output Capacitor Selection (COUT)

The NCP752 is designed to be stable with small 1.0 μ F and larger ceramic capacitors on the output. The minimum effective output capacitance for which the LDO remains stable is 500 nF. The safety margin is provided to account for capacitance variations due to DC bias voltage, temperature, initial tolerance. There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 700 m Ω

Larger output capacitors could be used to improve the load transient response or high frequency PSRR characteristics. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature. The tantalum capacitors are generally more costly than ceramic capacitors.

No-load Operation

The regulator remains stable and regulates the output voltage properly within the $\pm 2\%$ tolerance limits even with no external load applied to the output.

Enable Operation

The NCP752 uses the EN pin to enable/disable its output and to control the active discharge function. If the EN pin voltage is < 0.4 V the device is guaranteed to be disabled. The pass transistor is turned–off so that there is virtually no current flow between the IN and OUT. In case of the option equipped with active discharge – the active discharge transistor is turned–on and the output voltage V_{OUT} is pulled to GND through a 1 k Ω resistor. In the disable state the device consumes as low as typ. 120 nA from the V_{IN}. If the EN pin voltage > 0.9 V the device is guaranteed to be enabled. The NCP752 regulates the output voltage and the active discharge transistor is turned–off. The EN pin has an internal pull–down current source with typ. value of 100 nA which assures that the device is turned–off when the EN pin is not connected. A build in deglitch time in the EN block prevents from periodic on/off oscillations that can occur due to noise on EN line. In the case that the EN function isn't required the EN pin should be tied directly to IN.

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases where the extended reverse current condition is anticipated the device may require additional external protection.

Output Current Limit

Output Current is internally limited within the IC to a typical 400 mA. The NCP752 will source this amount of current measured with the output voltage 100 mV lower than the nominal V_{OUT} . If the Output Voltage is directly shorted to ground ($V_{OUT} = 0$ V), the short circuit protection will limit the output current to 410 mA (typ). The current limit and short circuit protection will work properly up to $V_{IN} = 5.5$ V at $T_A = 25^{\circ}$ C. There is no limitation for the short circuit duration.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold (TSD – 160° C typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold (TSDU – 140° C typical). Once the IC temperature falls below the 140° C the LDO is enabled again. The thermal shutdown feature provides protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation

As power dissipated in the LDO increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP752 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125 - T_{A}\right]}{\theta_{JA}} \tag{eq. 1}$$

For reliable operation junction tempertaure should be limited to $+125^{\circ}$ C.

The power dissipated by the NCP752 for given application conditions can be calculated as follows:

$$P_{D(MAX)} = V_{IN}I_{GND} + I_{OUT}(V_{IN} - V_{OUT}) \quad (eq. 2)$$

Load Regulation

The NCP752 features very good load regulation of typical 4 mV in the 0 mA to 200 mA range. In order to achieve this very good load regulation a special attention to PCB design is necessary. The trace resistance from the OUT pin to the point of load can easily approach 100 m Ω which will cause a 20 mV voltage drop at full load current, deteriorating the excellent load regulation.

Line Regulation

The IC features very good line regulation of 0.3 mV/V measured from $V_{IN} = V_{OUT} + 0.5$ V to 5.5 V.

Power Supply Rejection Ratio

At low frequencies the PSRR is mainly determined by the feedback open–loop gain. At higher frequencies in the range

100 kHz – 10 MHz it can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Output Noise

The IC is designed for very–low output voltage noise. The typical noise performance of 11.5 μV_{RMS} makes the device suitable for noise sensitive applications.

Internal Soft Start

The Internal Soft–Start circuitry will limit the inrush current during the LDO turn–on phase. Please refer to typical characteristics section for typical inrush current values. The soft–start function prevents from any output voltage overshoots and assures monotonic ramp–up of the output voltage.

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place C_{IN} and C_{OUT} capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size use 0402 capacitors. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated by the formula given in Equation 2.

Device	V _{OUT} Option	Marking	Rotation	Description	Package	Shipping [†]
NCP752AMX18TCG	1.8 V	А	90 °		XDFN6 (Pb-Free)	3000 / Tape & Reel
NCP752AMX28TCG	2.8 V	D	90 °			
NCP752AMX30TCG	3.0 V	E	90 °			
NCP752AMX33TCG	3.3 V	F	90 °	Ver. A PG Time-out		
NCP752ASN18T1G	1.8 V	EDA		Delay: 2 μs (Typ) PG Reaction Time: 2 μs (Typ)	TSOP-5 (Pb-Free)	
NCP752ASN28T1G	2.8 V	EDC				
NCP752ASN30T1G	3.0 V	EDD				
NCP752ASN33T1G	3.3 V	EDE				
NCP752BMX18TCG	1.8 V	А	270°		XDFN6	
NCP752BMX28TCG	2.8 V	D	270°			
NCP752BMX30TCG	3.0 V	E	270°		(Pb-Free)	
NCP752BMX33TCG	3.3 V	F	270°	Ver. B PG Time-out Delay: 200 μs (Typ)		
NCP752BSN18T1G	1.8 V	EEA		PG Reaction Time: 5 µs (Typ)		
NCP752BSN28T1G	2.8 V	EEC			TSOP-5	
NCP752BSN30T1G	3.0 V	EED			(Pb-Free)	
NCP752BSN33T1G	3.3 V	EEE				

ORDERING INFORMATION


+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	: TSOP-5 PAGE 1 0					
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						







*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON56376E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	XDFN6, 1.5 X 1.5, 0.5 P PA					
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						