Dual 5 A High Speed Low-Side MOSFET Drivers with Enable

NCP81071

NCP81071 is a high speed dual low-side MOSFETs driver. It is capable of providing large peak currents into capacitive loads. This driver can deliver 5 A peak current at the Miller plateau region to help reduce the Miller effect during MOSFETs switching transition. This driver also provides enable functions to give users better control capability in different applications. ENA and ENB are implemented on pin 1 and pin 8 which were previously unused in the industry standard pin-out. They are internally pulled up to driver's input voltage for active high logic and can be left open for standard operations. This part is available in MSOP8-EP package, SOIC8 package and WDFN8 3 mm x 3 mm package.

Features

- High Current Drive Capability ±5 A
- TTL/CMOS Compatible Inputs Independent of Supply Voltage
- Industry Standard Pin-out
- High Reverse Current Capability (6 A) Peak
- Enable Functions for Each Driver
- 8 ns Typical Rise and 8 ns Typical Fall Times with 1.8 nF Load
- Typical Propagation Delay Times of 20 ns with Input Falling and 20 ns with Input Rising
- Input Voltage from 4.5 V to 20 V
- Dual Outputs can be Paralleled for Higher Drive Current
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


Applications

- Server Power
- Telecommunication, Datacenter Power
- Synchronous Rectifier
- Switch Mode Power Supply
- DC/DC Converter
- Power Factor Correction
- Motor Drive
- Renewable Energy, Solar Inverter




ON Semiconductor®

www.onsemi.com




(Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.



NCP81071C




Table	1. PIN	I DESCR	IPTION
-------	--------	---------	--------

Pin No.	Symbol	Description
1	ENA	Enable input for the driver channel A with logic compatible threshold and hysteresis. This pin is used to enable and disable the driver output. It is internally pulled up to VDD with a 200 k Ω resistor for active high operation. The output of the pin when the device is disabled will be always low.
2	INA	Input of driver channel A which has logic compatible threshold and hysteresis. If not used, this pin should be connected to either VDD or GND. It should not be left unconnected.
3	GND	Common ground. This ground should be connected very closely to the source of the power MOSFET.
4	INB	Input of driver channel B which has logic compatible threshold and hysteresis. If not used, this pin should be connected to either VDD or GND. It should not be left unconnected.
5	OUTB	Output of driver channel B. The driver is able to provide 5 A drive current to the gate of the power MOSFET.
6	VDD	Supply voltage. Use this pin to connect the input power for the driver device.
7	OUTA	Output of driver channel A. The driver is able to provide 5 A drive current to the gate of the power MOSFET.
8	ENB	Enable input for the driver channel B with logic compatible threshold and hysteresis. This pin is used to enable and disable the driver output. It is internally pulled up to VDD with a 200 k Ω resistor for active high operation. The output of the pin when the device is disabled will be always low.

TYPICAL APPLICATION CIRCUIT




Table 2. ABSOLUTE MAXIMUM RATINGS

		Value		
		Min	Max	Unit
Supply Voltage	VDD	-0.3	24	V
Output Current (DC)	lout_dc		0.3	А
Reverse Current (Pulse< 1 µs)			6.0	А
Output Current (Pulse < 0.5 μ s)	lout_pulse		6.0	А
Input Voltage	INA, INB	-6.0	VDD+0.3	V
Enable Voltage	ENA, ENB	-0.3	VDD+0.3	
Output Voltage	OUTA, OUTB	-0.3	VDD+0.3	V
Output Voltage (Pulse < 0.5 μ s)	OUTA, OUTB	-3.0	VDD+3.0	V
Junction Operation Temperature	TJ	-40	150	°C
Storage Temperature	T _{stg}	-65	160	
Electrostatic Discharge	Human body model, HBM	2	1000	V
	Charge device model, CDM	1	1000	1
OUTA OUTB Latch-up Protection	•		500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS

Parameter	Rating	Unit
VDD supply Voltage	4.5 to 20	V
INA, INB input voltage	-5.0 to VDD	V
ENA, ENB input voltage	0 to VDD	V
Junction Temperature Range	-40 to +140	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. THERMAL INFORMATION


Package	θ _{JA} (°C/W)	θ _{JC} (°C/W)	$\Psi_{ extsf{JT}}$ (°C/W) (Note 1)
SOIC-8	115	50	
MSOP-8 EP	39	4.7	11
WDFN8 3x3	39	4.7	


1. Ψ_{JT} approximate thermal impedance, junction–to–case top.


Table 5. INPUT/OUTPUT TABLE

				NCP81071A		NCP8	1071B	NCP8	1071C
ENA	ENB	INA	INB	OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
Н	Н	L	L	Н	Н	L	L	Н	L
Н	Н	L	Н	Н	L	L	Н	Н	Н
Н	Н	Н	L	L	Н	Н	L	L	L
Н	Н	Н	Н	L	L	Н	Н	L	Н
L	L	Any	Any	L	L	L	L	L	L
Any	Any	x (Note 2)	x (Note 2)	L	L	L	L	L	L
x (Note 2)	x (Note 2)	L	L	Н	Н	L	L	Н	L
x (Note 2)	x (Note 2)	L	Н	Н	L	L	Н	Н	Н
x (Note 2)	x (Note 2)	Н	L	L	Н	Н	L	L	L
x (Note 2)	x (Note 2)	Н	Н	L	L	Н	Н	L	Н

PRODUCT MATRIX







NCP81071A

NCP81071B

NCP81071C

Table 6. ELECTRICAL CHARACTERISTICS

(Typical values: V_{DD} =12 V, 1 μ F from V_{DD} to GND, $T_A = T_J = -40^{\circ}$ C to 140°C, typical at $T_{AMB} = 25^{\circ}$ C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
SUPPLY VOLTAGE		•				
VDD Under Voltage Lockout (rising)	V _{CCR}	VDD rising	3.5	4.0	4.5	V
VDD Under Voltage Lockout (hysteresis)	V _{CCH}			400		mV
Operating Current (no switching)	I _{DD}	INA = 0, INB = 5 V, ENA = ENB = 0 INA = 5 V, INB = 0, ENA = ENB = 0 INA = 0, INB = 5 V, ENA = ENB = 5 V INA = 5 V, INB = 0, ENA = ENB = 5 V		1.4	3	mA
VDD Under Voltage Lockout to Output Delay (Note 3)		VDD rising		10		μs
INPUTS						
High Threshold	V _{thH}	Input rising from logic low	1.8	2.0	2.2	V
Low Threshold	V _{thL}	Input falling from logic high	0.8	1.0	1.2	V
INA, INB Pull-Up Resistance		OUTA = OUTB = Inverter Configuration		200		kΩ
INA, INB Pull-Down Resistance		OUTA = OUTB = Buffer Configuration		200		kΩ
OUTPUTS		-		-		
Output Resistance High	R _{OH}	IOUT = -10 mA		0.8	2	Ω
Output Resistance Low	R _{OL}	IOUT = +10 mA		0.8	2	Ω
Peak Source Current (Note 4)	I _{Source}	OUTA/OUTB = GND 200 ns Pulse		5		A
Miller Plateau Source Current (Note 4)	I _{Source}	OUTA/OUTB = 5.0 V 200 ns Pulse		4.5		A
Peak Sink Current (Note 4)	I _{Sink}	OUTA/OUTB = VDD 200 ns Pulse		5		А
Miller Plateau Sink Current (Note 4)	I _{Sink}	OUTA/OUTB = 5.0 V 200 ns Pulse		3.5		A
ENABLE						
High-Level Input Voltage	V _{IN_H}	Low to High Transition	1.8	2.0	2.2	V
Low-Level Input Voltage	V _{IN_L}	High to Low Transition	0.8	1.0	1.2	V
ENA, ENB pull-up resistance				200		kΩ
Propagation Delay Time (EN to OUT) (Notes 3, 5)	t _{d3}	C _{Load} = 1.8 nF	16	20	29	ns
Propagation Delay Time (EN to OUT) (Notes 3, 5)	t _{d4}	C _{Load} = 1.8 nF	16	20	29	ns
SWITCHING CHARACTERISTICS		•				
Propagation Delay Time Low to High, IN Rising (IN to OUT) (Notes 3, 5)	t _{d1}	C _{Load} = 1.8 nF	16	20	29	ns
Propagation Delay Time High to Low, IN Falling (IN to OUT) (Notes 3, 5)	t _{d2}	C _{Load} = 1.8 nF	16	20	29	ns
Rise Time (Note 5)	t _r	C _{Load} = 1.8 nF		8	15	ns
Fall Time (Note 5)	t _f	C _{Load} = 1.8 nF		8	15	ns
Delay Matching between 2 Channels (Note 6)	t _m	INA = INB, OUTA and OUTB at 50% Transition Point		1	4	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Guaranteed by design.

4. Not production tested, guaranteed by design and statistical analysis.

See timing diagrams in Figure 2, Figure 3, Figure 4 and Figure 5.
Guaranteed by characterization.




Figure 2. Enable Function for Non-inverting Input Driver Operation




Figure 4. Non-inverting Input Driver Operation




Figure 3. Enable Function for Inverting Input Driver Operation






Figure 5. Inverting Input Driver Operation

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 23. Output Behavior vs. Supply Voltage NCP81071A (Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

NCP81071A (Inverting) 10 nF between Output

and GND, INA = GND, ENA = VDD

TYPICAL CHARACTERISTICS



Figure 24. Output Behavior vs. Supply Voltage NCP81071A (Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD




Figure 26. Output Behavior vs. Supply Voltage NCP81071B (Non–Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD




Figure 28. Output Behavior vs. Supply Voltage NCP81071B (Non–Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD



Figure 25. Output Behavior vs. Supply Voltage NCP81071A (Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD



Figure 27. Output Behavior vs. Supply Voltage NCP81071B (Non–Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD




Figure 29. Output Behavior vs. Supply Voltage NCP81071B (Non–Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

LAYOUT GUIDELINES

The switching performance of NCP81071 highly depends on the design of PCB board. The following layout design guidelines are recommended when designing boards using these high speed drivers.

Place the driver as close as possible to the driven MOSFET.

Place the bypass capacitor between VDD and GND as close as possible to the driver to improve the noise filtering. It is preferred to use low inductance components such as chip capacitor and chip resistor. If vias are used, connect several paralleled vias to reduce the inductance of the vias.

Minimize the turn-on/sourcing current and turn-off/sinking current paths in order to minimize stray inductance. Otherwise high di/dt established in these loops with stray inductance can induce significant voltage spikes on the output of the driver and MOSFET Gate terminal.

Keep power loops as short as possible by paralleling the source and return traces (flux cancellation).

Keep low level signal lines away from high level power lines with a lot of switching noise.

Place a ground plane for better noise shielding. Beside noise shielding, ground plane is also useful for heat dissipation.


NCP81071 DFN and MSOP package have thermal pad for: 1) quiet GND for all the driver circuits; 2) heat sink for the driver. This pad must be connected to a ground plane and no switching currents from the driven MOSFET should pass through the ground plane under the driver. To maximize the heatsinking capability, it is recommended several ground layers are added to connect to the ground plane and thermal pad. A via array within the area of package can conduct the heat from the package to the ground layers and the whole PCB board. The number of vias and the size of ground plane are determined by the power dissipation of NCP81071 (VDD voltage, switching frequency and load condition), the air flow condition and its maximum junction temperature.

ORDERING INFORMATION

Part Number	Output Configuration	Temperature Range (°C)	Package Type	Shipping [†]	
NCP81071ADR2G	dual inverting				
NCP81071BDR2G	dual non inverting		SOIC-8	2500 / Tape & Reel	
NCP81071CDR2G	One inverting one non inverting		(Pb-Free)	(Pb-Free)	
NCP81071AZR2G	dual inverting		MSOP8 EP (Pb-Free)		
NCP81071BZR2G	dual non inverting	-40 to +140		3000 / Tape & Reel	
NCP81071CZR2G	One inverting one non inverting				
NCP81071AMNTXG	dual inverting				
NCP81071BMNTXG	dual non inverting		WDFN8	3000 / Tape & Reel	
NCP81071CMNTXG	One inverting one non inverting		(Pb-Free)		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





DOCUMENT NUMBER:	98AON84944F	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN8, 3X3, 0.65P		PAGE 1 OF 1			

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on incidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically		

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.


8

rights of others.


COLLECTOR, #1


COLLECTOR, #1


onsemi



TOP VIEW







MSOP8 EP, 3x3 CASE 846AM


ISSUE B

NDTES:

DATE 07 JAN 2022

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- 5. DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS	
DIM	MIN.	MAX.
Α		1.10
A1	0.05	0.15
b	0.25	0.40
с	0.13	0.23
D	2.90	3.10
D2	1.73	1.83
E	4.75	5.05
E1	2.90	3.10
E2	1.37	1.47
e	0.65 BSC	
L	0.40	0.70
L2	0.254 BSC	




MOUNTING FOOTPRINT*

★ FOR ADDITIONAL INFORMATION ON DUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLDAD THE UNSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM∕D.

BOTTOM VIEW

GENERIC MARKING DIAGRAM*



(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON82708F	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	MSOP8 EP, 3X3		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.