Single-Phase Controller with SVID Interface for Desktop and Notebook CPU Applications

The NCP81141 Single−Phase buck solution is optimized for Intel VR12.6 compatible CPUs. The controller combines true differential voltage sensing, differential inductor DCR current sensing, input voltage feed−forward, and adaptive voltage positioning to provide accurately regulated power for both Desktop and Notebook applications. The single phase controller uses DCR current sensing providing the fastest initial response to dynamic load events at reduced system cost.

The NCP81141 incorporates an internal MOSFET driver for improved system efficiency. High performance operational error amplifiers are provided to simplify compensation of the system. Patented Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between closed−loop transient response and Dynamic VID performance. Patented Total Current Summing provides highly accurate digital current monitoring.

Features

- Meets Intel™ VR12.6 Specifications
- High Performance Operational Error Amplifier
- Digital Soft Start Ramp
- Dynamic Reference Injection
- "Lossless" DCR Current Sensing
- Adaptive Voltage Positioning (AVP)
- Switching Frequency Range of 250 kHz 1 MHz
- VIN Range 4.5 V − 25 V
- Startup into Pre−Charged Load While Avoiding False OVP
- Vin Feed Forward Ramp Slope
- Over Voltage Protection (OVP) and Under Voltage Protection (UVP)
- Over Current Protection (OCP)
- VR−RDY Output with Internal Delays
- These Devices are Pb−Free and are RoHS Compliant

Applications

• Desktop and Notebook Processors

ON Semiconductor®

www.onsemi.com

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [21](#page-20-0) of this data sheet.

Figure 1. Block Diagram for NCP81141

Figure 3. Power Stage Typical Schematic

Figure 4. NCP81141 Pin Configurations

NCP81141 SINGLE ROW PIN DESCRIPTIONS

NCP81141 SINGLE ROW PIN DESCRIPTIONS

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL INFORMATION

*All signals referenced to GND unless noted otherwise.

THERMAL INFORMATION

*The maximum package power dissipation must be observed.

1. JESD 51−5 (1S2P Direct−Attach Method) with 0 LFM

2. JESD 51−7 (1S2P Direct−Attach Method) with 0 LFM

ELECTRICAL CHARACTERISTICS

Unless otherwise stated: –40°C < T_A < 100°C; V_{CC} = 5 V; C_{VCC} = 0.1 µF

[3.](#page-10-0) Guaranteed by design or characterization data, not in production test.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated: –40°C < T_A < 100°C; V_{CC} = 5 V; C_{VCC} = 0.1 µF

[3.](#page-10-0) Guaranteed by design or characterization data, not in production test.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated: –40°C < T_A < 100°C; V_{CC} = 5 V; C_{VCC} = 0.1 µF

[3.](#page-10-0) Guaranteed by design or characterization data, not in production test.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated: –40°C < T_A < 100°C; V_{CC} = 5 V; C_{VCC} = 0.1 µF

3. Guaranteed by design or characterization data, not in production test.

Figure 5. Driver Timing Diagram

NOTE: Timing is referenced to the 90% and the 10% points, unless otherwise stated.

STATE TRUTH TABLE

General

The NCP81141 is a single phase PWM controller with integrated driver, designed to meet the Intel VR12.6 specifications with a serial SVID control interface. It is designed to work in notebook and desktop applications.

The NCP81141 has one internal Driver: DRV1. Internally, there is a single PWM signal: PWM1. DRV1 is driven by PWM1.

Serial VID interface (SVID)

For SVID Interface communication details please contact Intel Inc.

BOOT VOLTAGE PROGRAMMING

The NCP81141 has a Vboot voltage that can be externally programmed. The Boot voltage for the NCP81141 is set using VBOOT pin on power up. A 10uA current is sourced from the VBoot pin and the resulting voltage is measured. This is compared with the thresholds in table below. This value is programmed on power up and cannot be changed after the initial power up sequence is complete.

BOOT VOLTAGE TABLE

REMOTE SENSE AMPLIFIER

A high performance high input impedance true differential amplifier is provided to accurately sense the output voltage of the regulator. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The remote sense amplifier takes the difference of the output voltage with the DAC voltage and adds the droop voltage to

$$
V_{\text{DIFOUT}} = (V_{\text{VSP}} - V_{\text{VSN}}) + (1.3 V - V_{\text{DAC}}) + (V_{\text{DROOP}} - V_{\text{CSREF}})
$$

This signal then goes through a standard error compensation network and into the inverting input of the error amplifier. The non−inverting input of the error amplifier is connected to the same 1.3 V reference used for the differential sense amplifier output bias.

REMOTE SENSE AMPLIFIER

The differential current-sense circuit diagram is shown in figure below. An internally-used signal Vcs, representing the inductor current level, is the voltage difference between CSREF and CSCOMP. The output side of the inductor is used to create a low impedance virtual ground. The current-sense amplifier actively filters and gains up the voltage applied across the inductor to recover the voltage drop across the inductor's DC resistance(DCR). RCS_NTC is placed close to the inductor and compensate for the change in the DCR with temperature.

The DC gain in the current sending loop is

$$
GCS = \frac{VCS}{VDCR} = \frac{(VCSREF - VSCOMP)}{(lout \times DCR)} = \frac{RCS}{RCS3}
$$

$$
RCS = RCS2 + \frac{(RCS1 \times RCS_NTC)}{(RCS1 + RCS_NTC)}
$$

High Performance Voltage Error Amplifier

A high performance error amplifier is provided for high bandwidth transient performance. A standard type 3 compensation circuit is normally used to compensate the system.

Current Sense Amplifier

The output current signal is floating with respect to CSREF. The current signal is the difference between CSCOMP and CSREF. The output side of the inductor is used to create a low impedance virtual ground. The amplifier actively filters and gains up the voltage applied across the inductor to recover the voltage drop across the inductor series resistance (DCR). Rth is placed near the inductor to sense the temperature of the inductor. This allows the filter time constant and gain to be a function of the Rth NTC resistor and compensate for the change in the DCR with temperature.

Figure 7. Current Sense Amplifier

The DC gain equation for the current sensing:

$$
V_{CSCOMP\text{-}\text{SREF}} = -\frac{Rcs2 + \frac{Rcs1^*Rth}{Rcs1+Rth}}{Rph} * \left(\text{Iout}_{Total} * DCR \right)
$$

Set the gain by adjusting the value of the Rph resistor. The DC gain should be set to the output voltage droop. If the voltage from CSCOMP to CSREF is less than 100 mV at ICCMAX then it is recommend increasing the gain of the CSCOMP amp. This is required to provide a good current signal to offset voltage ratio for the ILIMIT pin. When no droop is needed, the gain of the amplifier should be set to provide ~100 mV across the current limit programming resistor at full load. The values of Rcs1 and Rcs2 are set based on the 100k NTC and the temperature effect of the inductor and should not need to be changed. The NTC should be placed close to the inductor.

The pole frequency in the CSCOMP filter should be set equal to the zero from the output inductor. This allows the circuit to recover the inductor DCR voltage drop current signal. Ccs1 and Ccs2 are in parallel to allow for fine tuning of the time constant using commonly available values. It is best to fine tune this filter during transient testing.
 $F_z = \frac{DCR@25°C}{}$

$$
F_z = \frac{DCR@25^{\circ}C}{2 \cdot PI \cdot L_{Phase}}
$$

PROGRAMMING CURRENT LIMIT

The current limit thresholds are programmed with a resistor between the ILIMIT and CSCOMP pins. The ILIMIT pin mirrors the voltage at the CSREF pin and mirrors the sink current internally to IOUT (reduced by the IOUT Current Gain) and the current limit comparators. The 100% current limit trips if the ILIMIT sink current exceeds $10 \mu A$ for 50 μ s. The 150% current limit trips with minimal delay if the ILIMIT sink current exceeds $15 \mu A$. Set the value of the current limit resistor based on the CSCOMP−CSREF voltage as shown below. Note the loadline is set at 50% of cscomp/csref differential.

$$
R_{LIMIT} = \frac{\left(2*\frac{Rcs + \frac{Rcs1}{Rcs1 + Rth}}{Rph} * (Iout_{LIMIT} * DCR)\right)}{10\mu}
$$
 or $R_{LIMIT} = \frac{\left(2*V_{CSCOMP-CSREF@ILIMIT}\right)}{10\mu}$

PROGRAMMING IOUT

The IOUT pin sources a current in proportion to the ILIMIT sink current. The voltage on the IOUT pin is monitored by the internal A/D converter and should be scaled with an external resistor to ground such that a load equal to ICCMAX generates a 2 V signal on IOUT. A pull–up resistor from 5 V V_{CC} can be used to offset the IOUT signal positive if needed.

$$
R_{\text{IOUT}} = \frac{2.0 \text{ V} * R_{\text{LIMIT}}}{10 * \left(\frac{Rcs2 + \frac{Rcs1 * Rth}{Rcs1 + Rth} * (\text{Iout}_{\text{ICC_MAX}} * \text{DCR}) * 2}{Rph}\right)}
$$

PROGRAMMING ICC_MAX

A resistor to Ground is monitored on startup and this sets the ICC_MAX value. 10 μ A is sourced from these pins to generate a voltage on the program resistor. The resistor value should be no less than 10k.

$$
ICC_MAX = \frac{R * 10 \mu A * 64 A}{2 V}
$$

PROGRAMMING TSENSE

A temperature sense inputs are provided. A precision current is sourced out the output of the TSENSE pin to generate a voltage on the temperature sense network. The voltage on the temperature sense input is sampled by the internal A/D converter. A 100k NTC similar to the VISHAY ERT−J1VS104JA should be used. Rcomp1 is mainly used for noise. See the specification table for the thermal sensing voltage thresholds and source current.

Figure 8. TSENSE Circuit

PRECISION OSCILLATOR

Switching frequency is programmed by a resistor Rosc to ground at the Rosc pin. The typical frequency range is from 500 kHz to 1.2 MHz. The FREQ pin provides approximately 2 V out and the source current is mirrored into the internal ramp generator. The switching frequency can be found in figure below with a given Rosc. The frequency shown in the figure is under condition of 10 A output current at VID = 1.8 V. The frequency has a variation over VID voltage and loading current, which maintains similar output ripple voltage over different operation condition.

Figure 9. Operating Frequency vs. Rosc

The oscillator generates a triangular ramp that is $0.5 \sim 2.5$ V in amplitude depending on the VRMP pin voltage to provide input voltage feed forward compensation.

Programming the Ramp Feed-Forward Circuit

The ramp generator circuit provides the ramp used by the PWM comparators. The ramp generator provides voltage feed-forward control by varying the ramp magnitude with respect to the VRMP pin voltage. The VRMP pin also has a 3.2 V UVLO function. The VRMP UVLO is only active after the controller is enabled. The VRMP pin is high impedance input when the controller is disabled.

The PWM ramp time is changed according to the following

$$
V_{RAMPpk} = pk_{pp} = 0.1 \times V_{VRMP}
$$

Programming DAC Feed−Forward Filter

The DAC feed−forward implementation is realized by having a filter on the VSN pin. Programming Rvsn sets the gain of the DAC feed−forward and Cvsn provides the time constant to cancel the time constant of the system per the following equations. Cout is the total output capacitance and Rout is the output impedance of the system.

Figure 12. DAC Feed−Forward Filter

Programming DROOP

The signals CSCOMP and CSREF are differentially summed with the output voltage feedback to add precision voltage droop to the output voltage.

Phase COMPARITOR

The noninverting input of the comparator for phase one is connected to the output of the error amplifier (COMP) and the phase current (IL*DCR*Phase Balance Gain Factor). The inverting input is connected to the oscillator ramp voltage with a 1.3 V offset. The operating input voltage range of the comparator is from 0 V to 3.0 V and the output of the comparator generates the PWM signal which is applied to the input of the internal driver.

During steady state operation, the duty cycle is centered on the valley of the sawtooth ramp waveform. The steady state duty cycle is still calculated by approximately Vout/Vin.

Protection Features

UNDERVOLTAGE LOCKOUT

There are several under voltage monitors in the system. Hysteresis is incorporated within the comparators. NCP81141 monitors the VCC Shunt supply. The gate driver monitors both the gate driver V_{CC} and the BST voltage.

SOFT START

Soft start is implemented internally. A digital counter steps the DAC up from zero to the target voltage based on the predetermined rate in the spec table.

OVER CURRENT LATCH−OFF PROTECTION

The NCP81141 compares a programmable current–limit set point to the voltage from the output of the current–summing amplifier. The level of current limit is set with the resistor from the ILIM pin to CSCOMP. The current through the external resistor connected between ILIM and CSCOMP is then compared to the internal current limit current I_{CL} . If the current generated through this resistor into the ILIM pin (Ilim) exceeds the internal current−limit threshold current (ICL), an internal latch–off counter starts, and the controller shuts down if the fault is not removed after 50 µs (shut down immediately for 150% load current) after which the outputs will remain disabled until the V_{CC} voltage or EN is toggled.

The voltage swing seen on CSCOMP cannot go below ground. This limits the voltage drop across the DCR. The over−current limit is programmed by a resistor on the ILIM pin. The resistor value can be calculated by the following equation:

$$
R_{ILIM} = \frac{(I_{LIM} * DCR * R_{CS}/R_{PH}) * 2}{I_{CL}}
$$

Where $ICL = 10 \mu A$.

Figure 14. Current Limit

UNDER VOLTAGE MONITOR

The output voltage is monitored at the output of the differential amplifier for UVLO. If the output falls more than 300 mV below the DAC−DROOP voltage the UVLO comparator will trip sending the VR_RDY signal low.

OVER VOLTAGE PROTECTION

The output voltage is also monitored at the output of the differential amplifier for OVP. During normal operation, if the output voltage exceeds the DAC voltage by 400 mV, the VR_RDY flag goes low, and the DAC will be ramped down slowly. At the same time, the high side gate driver is turned off and the low side gate driver is turned on until the voltage falls to 100 mV. The part will stay in this mode until the V_{CC} voltage or EN is toggled. During start up, the OVP threshold is set to 2.9 V. This allows the controller to start up without false triggering the OVP.

Figure 16. OVP During Normal Operation Mode

During start up, the OVP threshold is set to 2.2 V. This allows the controller to start up without false triggering the OVP.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

(Not to scale)

Figure 17. Alternative Extended Soldering Footprint

ON Semiconductor claims no responsibility for damage or usage beyond that of specific recommended soldering footprint

Intel is trademark of Intel Corporation in the U.S. and/or other countries.

DIMENSIONS: MILLIMETERS

PAGE 2 OF 2

ON Semiconductor and UD are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warran damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over
time. All operating parameters, including "Ty or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated wi