# **350 kHz, 20 μA Low Power Operational Amplifier**

# NCS20091/2/4, NCV20091/2/4

The NCS20091/2/4 is a family of single, dual and quad, Operational Amplifiers (Op Amps) with 350 kHz of Gain–Bandwidth Product (GBWP) while consuming only 20  $\mu$ A of Quiescent current per opamp. The NCS2009x has Input Offset Voltage of 4 mV and operates from 1.8 V to 5.5 V supply voltage over a wide temperature range (-40°C to 125°C). The Rail–to–Rail In/Out operation allows the use of the entire supply voltage range while taking advantage of the 350 kHz GBWP. Thus, this family offers superior performance over many industry standard parts. These devices are AEC–Q100 qualified which is denoted by the NCV prefix.


NCS2009x's low current consumption and low supply voltage performance in space saving packages, makes them ideal for sensor signal conditioning and low voltage current sensing applications in Automotive, Consumer and Industrial markets.

# Features

- Gain-Bandwidth Product: 350 kHz
- Low Supply Current/ Channel: 20  $\mu$ A typ (V<sub>S</sub> = 1.8 V)
- Low Input Offset Voltage: 4 mV max
- Wide Supply Range: 1.8 V to 5.5 V
- Wide Temperature Range: -40°C to +125°C
- Rail-to-Rail Input and Output
- Unity Gain Stable
- Available in Single, Dual and Quad Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# Applications

- Automotive
- Battery Powered/ Portable
- Sensor Signal Conditioning
- Low Voltage Current Sensing
- Filter Circuits
- Unity Gain Buffer



#### **DEVICE MARKING INFORMATION**


See general marking information in the device marking section on page 2 of this data sheet.


# ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

1

## MARKING DIAGRAMS








Figure 1. Pin Connections

# **ORDERING INFORMATION**

Device	Configuration	Automotive	Marking	Package	Shipping <sup>†</sup>			
NCS20091SQ3T2G			AAQ	SC70				
NCS20091SN2T1G		N	AEV	SOT23-5/TSOP-5				
NCS20091SN3T1G		No	AEW	SOT23-5/TSOP-5				
NCS20091MUTAG	Single		AJ	UDFN6				
NCV20091SQ3T2G*			AAQ	SC70				
NCV20091SN2T1G*		Yes	AEV	SOT23-5/TSOP-5				
NCV20091SN3T1G*			AEW	SOT23-5/TSOP-5				
NCS20092DMR2G			2K92	Micro8/MSOP8				
NCS20092DR2G				No	NCS20092	SOIC-8	Contact local sales office for more information	
NCS20092DTBR2G	Dual		K92	TSSOP-8	more mormation			
NCV20092DMR2G*	Dual		2K92	Micro8/MSOP8				
NCV20092DR2G*		Yes	NCS20092	SOIC-8				
NCV20092DTBR2G*			K92	TSSOP-8				
NCS20094DR2G		Ne	20094	SOIC-14	1			
NCS20094DTBR2G	1	No	294	TSSOP-14	1			
NCV20094DR2G*	Quad		20094	SOIC-14	1			
NCV20094DTBR2G*	1	Yes	294	TSSOP-14	1			

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

\*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# ABSOLUTE MAXIMUM RATINGS (Note 1)

Rating	Symbol	Limit	Unit
Supply Voltage ( $V_{DD} - V_{SS}$ ) (Note 2)	V <sub>S</sub>	6	V
Input Voltage	VI	$V_{SS}$ – 0.5 to $V_{DD}$ + 0.5	V
Differential Input Voltage	V <sub>ID</sub>	±Vs	V
Maximum Input Current	lı	±10	mA
Maximum Output Current	Ι <sub>Ο</sub>	±100	mA
Continuous Total Power Dissipation (Note 2)	PD	200	mW
Maximum Junction Temperature	TJ	150	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Mounting Temperature (Infrared or Convection – 20 sec)	T <sub>mount</sub>	260	°C
ESD Capability (Note 3) Human Body Model Charge Device Model	ESD <sub>HBM</sub> ESD <sub>CDM</sub>	2000 2000	V
Latch-Up Current (Note 4)	I <sub>LU</sub>	100	mA
Moisture Sensitivity Level (Note 5)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS for Safe Operating Area.

2. Continuous short circuit operation to ground at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of the maximum output current rating over the long term may adversely affect reliability. Shorting output to either VDD or VSS will adversely affect reliability.

3. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JEDEC standard Js-001-2017 (AEC-Q100-002) ESD Charged Device Model tested per JEDEC standard JS-002-2014 (AEC-Q100-011)

4. Latch-up Current tested per JEDEC standard JESD78E (AEC-Q100-004)

5. Moisture Sensitivity Level tested per IPC/JEDEC standard: J-STD-020A

### THERMAL INFORMATION

Parameter	Symbol	Channels	Package	Single Layer Board (Note 6)	Multi-Layer Board (Note 7)	Unit
			SC-70	490	444	
		Single	SOT23-5/TSOP-5	310	247	
Junction to Ambient Thermal Resistance	$\theta_{JA}$		UDFN6	276	239	
		Dual	Micro8/MSOP8	236	167	
			SOIC-8	190	131	°C/W
			TSSOP-8	253	194	
			SOIC-14	130	99	
		Quad	TSSOP-14	178	140	

6. Value based on 1S standard PCB according to JEDEC51-3 with 1.0 oz copper and a 300 mm<sup>2</sup> copper area

7. Value based on 1S2P standard PCB according to JEDEC51-7 with 1.0 oz copper and a 100 mm<sup>2</sup> copper area

#### **OPERATING RANGES**

Parameter	Symbol	Min	Max	Unit
Operating Supply Voltage	V <sub>S</sub>	1.8	5.5	V
Differential Input Voltage	V <sub>ID</sub>		VS	V
Input Common Mode Range	V <sub>ICM</sub>	$V_{SS} - 0.2$	V <sub>DD</sub> + 0.2	V
Ambient Temperature	T <sub>A</sub>	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**ELECTRICAL CHARACTERISTICS AT**  $V_{S} = 1.8 V$   $T_{A} = 25^{\circ}C; R_{L} \ge 10 k\Omega; V_{CM} = V_{OUT} = mid-supply unless otherwise noted.$  **Boldface** limits apply over the specified temperature range,  $T_{A} = -40^{\circ}C$  to 125°C. (Note 8)

INPUT CHARACTERISTICS							
Input Offset Voltage	V <sub>OS</sub>				0.5	3.5	mV
			İ			4	mV
Offset Voltage Drift	$\Delta V_{OS} / \Delta T$				1		μV/°C
Input Bias Current (Note 8)	I <sub>IB</sub>				1		pА
			İ			1500	pА
Input Offset Current (Note 8)	I <sub>OS</sub>				1		pА
			İ			1100	pА
Channel Separation	XTLK	f =	= 1 kHz		125		dB
Differential Input Resistance	R <sub>ID</sub>				10		GΩ
Common Mode Input Resistance	R <sub>IN</sub>				10		GΩ
Differential Input Capacitance	C <sub>ID</sub>				1		pF
Common Mode Input Capacitance	C <sub>CM</sub>				5		pF
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ -	- 0.2 to V <sub>DD</sub> + 0.2	48	73		dB
		V <sub>CM</sub> = V <sub>SS</sub> +	+ 0.2 to V <sub>DD</sub> – 0.2	45			1
OUTPUT CHARACTERISTICS							-
Open Loop Voltage Gain	A <sub>VOL</sub>			85	120		dB
			İ	73			
Short Circuit Current	I <sub>SC</sub>	Output to positive rail, sinking current Output to negative rail, sourcing current			8.5		mA
					7.5		
Output Voltage High	V <sub>OH</sub>	Voltage output swing from positive rail $V_{OH} = V_{DD} - V_{OUT}$			3	19	mV
						20	
Output Voltage Low	V <sub>OL</sub>	Voltage output sv	wing from negative rail		3	19	mV
		$V_{OL} = V_{OUT} - V_{SS}$				20	
AC CHARACTERISTICS							-
Unity Gain Bandwidth	UGBW				350		kHz
Slew Rate at Unity Gain	SR	V <sub>IN</sub> = 1.2	Vpp, Gain = 1		0.15		V/µs
Phase Margin	$\psi_{m}$				60		0
Gain Margin	A <sub>m</sub>				15		dB
Settling Time	t <sub>S</sub>	V <sub>IN</sub> = 1.2 Vpp,	Settling time to 0.1%		21		μs
		Gain = 1	Settling time to 0.01%		27		
Open Loop Output Impedance	Z <sub>OL</sub>				See		Ω
					Figure 25		
NOISE CHARACTERISTICS	1 1				1		<u>.                                    </u>
Total Harmonic Distortion plus Noise	THD+N	V <sub>IN</sub> = 1.2 Vpc	o, f = 1 kHz, Av = 1		0.04		%
Input Referred Voltage Noise	e <sub>n</sub>		= 1 kHz		40		nV/√Hz
· · · · · ·			10 kHz		30		1
Input Referred Current Noise	i <sub>n</sub>	f = 1  kHz			300		fA/√Hz
SUPPLY CHARACTERISTICS							<u> </u>
Power Supply Rejection Ratio	PSRR	N	o Load	63	90		dB
· · · · · · · · · · · · · · · · · · ·					1		4
				60			

8. Performance guaranteed over the indicated operating temperature range by design and/or characterization.

**ELECTRICAL CHARACTERISTICS AT**  $V_{S}$  **= 3.3 V** T<sub>A</sub> = 25°C; R<sub>L</sub> ≥ 10 kΩ; V<sub>CM</sub> = V<sub>OUT</sub> = mid-supply unless otherwise noted. **Boldface** limits apply over the specified temperature range, T<sub>A</sub> = -40°C to 125°C. (Note 9)

Parameter	Symbol	Co	nditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
Input Offset Voltage	V <sub>OS</sub>				0.5	3.5	mV
						4	mV
Offset Voltage Drift	$\Delta V_{OS} / \Delta T$				1		μV/°C
Input Bias Current (Note 9)	I <sub>IB</sub>				1		pА
						1500	pА
Input Offset Current (Note 9)	I <sub>OS</sub>				1		pА
						1100	pА
Channel Separation	XTLK	f =	= 1 kHz		125		dB
Differential Input Resistance	R <sub>ID</sub>				10		GΩ
Common Mode Input Resistance	R <sub>IN</sub>				10		GΩ
Differential Input Capacitance	C <sub>ID</sub>				1		pF
Common Mode Input Capacitance	C <sub>CM</sub>				5		pF
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = V <sub>SS</sub> -	- 0.2 to V <sub>DD</sub> + 0.2	53	76		dB
		V <sub>CM</sub> = V <sub>SS</sub> +	⊦ 0.2 to V <sub>DD</sub> – 0.2	48			
OUTPUT CHARACTERISTICS							
Open Loop Voltage Gain	A <sub>VOL</sub>			85	120		dB
		Ī		73			
Short Circuit Current	I <sub>SC</sub>	Output to positive rail, sinking current Output to negative rail, sourcing current			8.5		mA
					7.5		
Output Voltage High	V <sub>OH</sub>	Voltage output swing from positive rail $V_{OH} = V_{DD} - V_{OUT}$			3	24	mV
						25	
Output Voltage Low	V <sub>OL</sub>	Voltage output swing from negative rail $V_{OL} = V_{OUT} - V_{SS}$			3	24	mV
						25	
AC CHARACTERISTICS							
Unity Gain Bandwidth	UGBW				350		kHz
Slew Rate at Unity Gain	SR	V <sub>IN</sub> = 2.5	Vpp, Gain = 1		0.15		V/μs
Phase Margin	Ψm				60		0
Gain Margin	A <sub>m</sub>				15		dB
Settling Time	t <sub>S</sub>	V <sub>IN</sub> = 2.5 Vpp,	Settling time to 0.1%		21		μs
		Gain = 1	Settling time to 0.01%		27		
Open Loop Output Impedance	Z <sub>OL</sub>				See Figure 25		Ω
NOISE CHARACTERISTICS	<u> </u>						
Total Harmonic Distortion plus Noise	THD+N	V <sub>IN</sub> = 2.5 Vpp	o, f = 1 kHz, Av = 1		0.04		%
Input Referred Voltage Noise	e <sub>n</sub>		= 1 kHz		40		nV/√Hz
-			10 kHz		30		1
Input Referred Current Noise	i <sub>n</sub>	f =	= 1 kHz		300		fA/√Hz
SUPPLY CHARACTERISTICS	. <u> </u>						
Power Supply Rejection Ratio	PSRR	N	o Load	63	90		dB
				60			1
Power Supply Quiescent Current	I <sub>DD</sub>	Per cha	nnel, no load		21	31	μΑ
						1	

9. Performance guaranteed over the indicated operating temperature range by design and/or characterization.


**ELECTRICAL CHARACTERISTICS AT**  $V_{S}$  **= 5.5 V**   $T_{A}$  = 25°C;  $R_{L} \ge 10 \text{ k}\Omega$ ;  $V_{CM}$  =  $V_{OUT}$  = mid–supply unless otherwise noted. **Boldface** limits apply over the specified temperature range,  $T_{A}$  = -40°C to 125°C. (Note 10)

Parameter	Symbol	Co	nditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
Input Offset Voltage	V <sub>OS</sub>				0.5	4	mV
						5	mV
Offset Voltage Drift	$\Delta V_{OS} / \Delta T$				1		μV/°C
Input Bias Current (Note 10)	I <sub>IB</sub>				1		pA
						1500	pА
Input Offset Current (Note 10)	I <sub>OS</sub>				1		pА
						1100	pA
Channel Separation	XTLK	f =	= 1 kHz		125		dB
Differential Input Resistance	R <sub>ID</sub>				10		GΩ
Common Mode Input Resistance	R <sub>IN</sub>				10		GΩ
Differential Input Capacitance	C <sub>ID</sub>				1		pF
Common Mode Input Capacitance	C <sub>CM</sub>				5		pF
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$	- 0.2 to V <sub>DD</sub> + 0.2	55	79		dB
			+ 0.2 to V <sub>DD</sub> – 0.2	51			1
OUTPUT CHARACTERISTICS		5M 50					
Open Loop Voltage Gain	A <sub>VOL</sub>			90	120		dB
				78			
Short Circuit Current	I <sub>SC</sub>	Output to positiv	ve rail, sinking current		8.5		mA
		Output to negative rail, sourcing current			7.5		
Output Voltage High	V <sub>OH</sub>		wing from positive rail		3	24	mV
1 5 5	On	V <sub>OH</sub> = V <sub>DD</sub> - V <sub>OUT</sub>			-	25	
Output Voltage Low	V <sub>OL</sub>	Voltage output swing from negative rail $V_{OL} = V_{OUT} - V_{SS}$			3	24	mV
	· OL				-	25	-
AC CHARACTERISTICS							
Unity Gain Bandwidth	UGBW				350		kHz
Slew Rate at Unity Gain	SR	$V_{\rm IN} = 5$	√pp, Gain = 1		0.15		V/μs
Phase Margin	Ψm		· pp; c.c		60		0 0
Gain Margin	A <sub>m</sub>				15		dB
Settling Time	t <sub>S</sub>	V <sub>IN</sub> = 5 Vpp,	Settling time to 0.1%		21		μs
5	5	Gain = 1	Settling time to 0.01%		27		,
Open Loop Output Impedance	Z <sub>OL</sub>		coming mile to one i/c		See		Ω
	-0L				Figure		
					25		
NOISE CHARACTERISTICS					-		
Total Harmonic Distortion plus Noise	THD+N		f = 1 kHz, Av = 1		0.04		%
Input Referred Voltage Noise	e <sub>n</sub>		= 1 kHz		40		nV/√Hz
		f = 10 kHz			30		
Input Referred Current Noise	i <sub>n</sub>	f =	= 1 kHz		300		fA/√Hz
SUPPLY CHARACTERISTICS					,		
Power Supply Rejection Ratio	PSRR	Ν	o Load	63	90		dB
				60			
Power Supply Quiescent Current	I <sub>DD</sub>	Per cha	nnel, no load		23	33	μΑ

10. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



 $T_A$  = 25°C,  $R_L \ge$  10 kΩ,  $V_{CM}$  =  $V_{OUT}$  = mid–supply unless otherwise specified








Figure 13. PSRR vs. Frequency




# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A$  = 25°C,  $R_L \ge$  10 kΩ,  $V_{CM}$  =  $V_{OUT}$  = mid–supply unless otherwise specified



# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A$  = 25°C,  $R_L \geq$  10 kΩ,  $V_{CM}$  =  $V_{OUT}$  = mid–supply unless otherwise specified





# **Application Information**

The NCS(V)20091/2/4 family of operational amplifiers is manufactured using ON Semiconductor's CMOS process. Products in this class are general purpose, unity–gain stable amplifiers and include single, dual and quad configurations.

### Rail-to-Rail Input with No Phase Reversal

The NCS operational amplifiers are designed to prevent phase reversal or any similar issues when the input pins potential exceed the supply voltages by up to 100 mV. Figure 6 shows the input voltage exceeding the supply limits.

The input stage of the NCS(V)20091/2/4 family consists of two differential CMOS input stages connected in parallel: the first is constructed using paired PMOS devices and it operates at low common mode input voltages (VCM); the second stage is build using paired NMOS devices to operate at high VCM. The transition between the two input stages occurs at a common mode input voltage of approximately VDD–1.3V and it is visible in Figure 6 (Offset vs. VCM).

# **Limiting Input Voltages**

In order to prevent damage and/or improper operation of these amplifiers, the application circuit must never expose the input pins to voltages or currents higher than the Absolute Maximum Ratings.

The internal ESD structure includes special diodes to protect the input stages while maintaining a low Input Bias (IIB) current. The input protection circuitry clamp the inputs when the signals applied exceed more than one diode drop below VSS or one diode drop above VDD. Very fast ESD events (within the limits specified) trigger the protection structure so the operational amplifier is not damaged.

However, in some applications, it can be necessary to prevent excessive voltages from reaching the operational amplifier inputs by adding external clamp diodes. A possible solution is presented in Figure 27, where the four low-drop fast diodes (Shottky preferred) are used in parallel with the internal structure to divert the excessive energy to the supply rails where it can be easily dissipated or absorbed by the supply capacitors. The application designer should also take into account that these external diodes add leakage currents and parasitic capacitance that must be considered when evaluating the end-to-end performance of the amplifier stage.

# **Limiting Input Currents**

In order to prevent damage/ improper operation of these amplifiers, the application circuit must limit the currents flowing in and out of the input pins. A possible solution is presented in Figure 27 by means of the two added series resistors. The minimum value for R\_IN– and R\_IN+ should be calculated using Ohm's Law so they limit the input pin currents to less than the absolute maximum values specified. The application designer should take into account that these resistors also add parasitic inductance that must be considered when evaluating performance.

Combining the current limiting resistors with the voltage limiting diodes creates a solid input protection structure, that can be used to insure reliable operation of the amplifier even in the hardest conditions.




Figure 27. Typical Protection of the Operational Amplifier Inputs

# Rail-to-Rail Output

The maximum output voltage swing is dependent of the particular output load. According to the specification, the output can reach within 25 mV of either supply rail when load resistance is 10 k $\Omega$  Figure 15 and Figure 16 shows the load drive capabilities of the part under different conditions. Output current is internally limited to 7.5 mA typ.

# **Capacitive Loads**

Driving capacitive loads can create stability problems for voltage feedback opamps, as it is a known possible cause for:

- degraded phase margin
- lowered bandwidth
- gain peaking of the frequency response
- overshoot and ringing of the step response.

While the NCS(V)20091/2/4 family of opamps are capable of driving capacitive loads up to 100 pF, adding a small resistor in series to the output (R\_ISO in Figure 28) will increase the feedback loop's phase margin. This leads to higher stability by making the equivalent load more resistive at high frequencies.




Figure 28. Driving Capacitive Loads

Simulating the application with ON Semiconductor's P–SPICE models is a good starting point for selecting the isolation resistor's value, and then bench testing the frequency and step response can be used to fine–tune the value according to the desired characteristic.

### Unity Gain Bandwidth

Interfacing a high impedance sensor's output to a relatively low-impedance ADC input usually requires an intermediate stage to avoid unwanted interference of the two devices, and this stage needs to have a high input impedance, a low output impedance and high output current.

The unity gain buffer is recommended here (Figure 29). The ADC's internal sampling capacitor requires a buffer front–end to recharge it faster than the sampling time, and this problem is even worse if more channels are sampled by the same ADC using an internal multiplexer. In order to achieve a settling time shorter than the multiplexed sampling rate, an RC stage is recommended between the buffer and the ADC input. The R resistor's value should be low enough to charge the capacitor quickly, but at the same time large enough to isolate the capacitive load from the opamp's output to preserve phase margin. When transients are generated by the sensor's output, first the two opamp's inputs see a high differential voltage between them, then the output settles and brings the inverting input back to the correct voltage.

To successfully accommodate for example a 0.1 V to 4 V sensor signal, the opamp's differential input range of the NCS(V)20091/2/4 series is close to the supply range VDD–VSS, and the output will match the input. The differential input voltage is limited only by the ESD protection structure and not by back–to–back diodes between inputs.




Figure 29. Unity Gain Buffer Stage for Sampling with ADC

# **Power Supply Bypassing**

For AC, the power supply pins (VDD and VSS for split supply, VDD for single supply) should be bypassed locally with a quality capacitor in the range of 100 nF (ceramics are recommended for their low ESR and good high frequency response) as close as possible to the opamp's supply pins.

For DC, a bulk capacitor in the range of  $1 \mu F$  within inches distance from the opamp can provide the increased currents required to drive higher loads.

# **Unused Operational Amplifiers**

Occasionally not all the opamps offered in the quad packages are needed for a specific application. They can be connected as "buffering ground" as shown in Figure 30, a solution that does not need any extra parts. Connecting them differently (inputs split to rails, left floating, etc.) can sometimes cause unwanted oscillation, crosstalk, increased current consumption, or add noise to the supply rails.




Figure 30. Unused Operational Amplifiers

# PCB Surface Leakage

The Printed Circuit Board's surface leakage effects should be estimated if the lowest possible input bias current is critical. Dry environment surface current increases further when the board is exposed to humidity, dust or chemical contamination. For harsh environment conditions, protecting the entire board surface (with all the exposed metal pins and soldered areas) is advised. Conformal coating or potting the board in resin proves effective in most cases. An alternate solution for reduced leakage is the use of guard rings around sensitive pins and pads. A proper guard ring should have low impedance and be biased to the same voltage as the sensitive pin so no current flows in between.

For an inverting amplifier, the non-inverting input is usually connected to supply's ground (or virtual ground at half the rail voltage in single supply applications) so it can represent a good ring solution. When routing the PCB traces, create a closed perimeter around the inverting input pad (which carries the signal) and connect it to the non-inverting input.

For a non-inverting amplifier, use a similarly shaped (rectangle or circle) copper trace around the non-inverting input pad (which carries the signal) and connect it to the inverting input pin, which presents a much lower impedance thanks to the feedback network.

#### **PCB Routing Recommendations**

Even when some operational amplifier is expected to amplify only the useful DC signal, it can also pick some high frequency noise altogether and amplify it accordingly, if the design allows it. In order to reach the specified operational amplifier parameters and to avoid high frequency interference issues, it is recommended that the PCB layout respects some basic guidelines:

- A dedicated layer for the ground plane should be used whenever possible and all supply decoupling capacitors should connect to it by vias.
- Copper traces should be as short as possible.
- High current paths should not be shared by small signal or low current traces.
- If present, switching power supply blocks should be kept away from the analog sensitive areas to avoid potential conducted and radiated noise issues.
- When different circuit taxonomies share the same board, it is recommended to keep separated the power areas, the digital areas and the small signal analog areas. Small-signal parts in the signal path should be placed as close as possible to the opamp's input pins.
- Metal shielding the sensitive areas and the "offender" blocks may be required in some cases.

In a sensitive application, a good PCB design can take longer but it will save troubleshooting time.

# **Applications Example**

#### Second Order Active Low Pass Filter

Using an opamp with a low input bias current allows the use of higher value resistors and smaller capacitors for the same filter application. As a trade–off for the increased impedance and lower consumption obtained, the higher value resistors may also bring higher noise and sensibility to board contamination, and possibly frequency response changes (the increased R\*C time constant due to parasitic capacitances can change the gain vs. frequency plot).

An example of an active low-pass filter using the NCS2009x operational amplifier can be found in Figure 31. The filter's 3 dB Bandwidth is approximately 1.5 KHz, followed by a -40 dB/dec roll-off as in Figure 32. Such filters with flat response in the sampled signal band are recommended as a front-end for ADC's to avoid aliasing.





Figure 31. Second Order Active Low Pass Filter





Using the P–SPICE models provided by ON Semiconductor is recommended as a starting point for component selection, and then values can be further fine–tuned during bench testing the application.





DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SC-88A (SC-70-5/SOT-353)		PAGE 1 OF 1			


ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-5		PAGE 1 OF 1		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically		





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON25711D	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	6 PIN UDFN, 1.6X1.6, 0.5P		PAGE 1 OF 1			
ON Semiconductor and (a) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

© Semiconductor Components Industries, LLC, 2019

rights of others.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR, #1


6.

7.

8

rights of others





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0	
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding or circuit, and specifically

#### SOIC-14 CASE 751A-03 ISSUE L


# DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 9. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2
ON Somiconductor and Marc trademarks of Somiconductor Components Inductrice. LLC day ON Somiconductor or its subsidiaries in the United States and/or other countries			


ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	
DESCRIPTION:	MICRO8		PAGE 1 OF 1
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically





may or may not be present.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED to the stamped "CONTROLLED to the stamped "CONTROLLED to the stamped sta	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically

DIMENSIONS: MILLIMETERS


© Semiconductor Components Industries, LLC, 2019

SCALE 2:1





**TSSOP-8** CASE 948S-01 ISSUE C

DATE 20 JUN 2008



SECTION N-N





DETAIL E

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- VIMENSIONING AND TOLENANDING FER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH.
- PROTRUSION SHALL NOT EXCEED 0.15
  (0.006) PER SIDE.
  JIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
  DED SIDE. PER SIDE
- 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	4.30	4.50	0.169	0.177
С		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC		0.026 BSC	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8°	0°	8 °

### GENERIC **MARKING DIAGRAM\***

0	XXX	
	YWW	
	A •	
	•	

XXX = Specific Device Code А

- = Assembly Location
- = Year

Y

- WW = Work Week
- = Pb-Free Package -

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON00697D	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	TSSOP-8	PAGE 1 OF 2



# DOCUMENT NUMBER: 98AON00697D

PAGE 2 OF 2

100115		DATE
ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION.	18 APR 2000
А	ADDED MARKING DIAGRAM INFORMATION. REQ. BY V. BASS.	13 JAN 2006
В	CORRECTED MARKING DIAGRAM PIN 1 LOCATION AND MARKING. REQ. BY C. REBELLO.	13 MAR 2006
С	REMOVED EXPOSED PAD VIEW AND DIMENSIONS P AND P1. CORRECTED MARKING INFORMATION. REQ. BY C. REBELLO.	20 JUN 2008

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.