# Operational Amplifier, Low **Power, 1.2 MHz, 42 µA**

# NCS20081/2/4, NCV20081/2/4

The NCS20081/2/4 is a family of single, dual and quad Operational Amplifiers (Op Amps) with 1.2 MHz of Gain−Bandwidth Product (GBWP) While consuming only 42 µA of Quiescent current per opamp. The NCS2008x has Input Offset Voltage of 4 mV and operates from 1.8 V to 5.5 V supply voltage over a wide temperature range (−40°C to +125°C). The Rail−to−Rail In/Out operation allows the use of the entire supply voltage range while taking advantage of the 1.2 MHz GBWP. Thus, this family offers superior performance over many industry standard parts. These devices are AEC−Q100 qualified which is denoted by the NCV prefix.

NCS2008x's low current consumption and low supply voltage performance in space saving packages, makes them ideal for sensor signal conditioning and low voltage current sensing applications in Automotive, Consumer and Industrial markets.

# **Features**

- Wide Bandwidth: 1.2 MHz
- Low Supply Current/ Channel:  $42 \mu A$  typ (V<sub>S</sub> = 1.8 V)
- Low Input Offset Voltage: 4 mV max
- Wide Supply Range: 1.8 V to 5.5 V
- Wide Temperature Range: −40°C to +125°C
- Rail−to−Rail Input and Output
- Unity Gain Stable
- Available in Single, Dual and Quad Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

# **Applications**

- Automotive
- Battery Powered/ Portable
- Sensor Signal Conditioning
- Low Voltage Current Sensing
- Filter Circuits
- Unity Gain Buffer



**SOIC−14 CASE 751A**

**UDFN6 CASE 517AP**

## **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page [2](#page-1-0) of this data sheet.

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page [3](#page-2-0) of this data sheet.

## **MARKING DIAGRAMS**

<span id="page-1-0"></span>

(Note: Microdot may be in either location)

<span id="page-2-0"></span>



## **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

\*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

## **ABSOLUTE MAXIMUM RATINGS** (Note 1)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS for Safe Operating Area.

2. Continuous short circuit operation to ground at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of the maximum output current rating over the long term may adversely affect reliability. Shorting output to either VDD or VSS will adversely affect reliability.

3. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JEDEC standard Js−001−2017 (AEC−Q100−002) ESD Charged Device Model tested per JEDEC standard JS−002−2014 (AEC−Q100−011) ESD Fluman body Model tested per JEDEC standard JS-001-2017<br>ESD Charged Device Model tested per JEDEC standard JS-002-2014<br>4. Latch-up Current tested per JEDEC standard JESD78E (AEC-Q100-004<br>5. Moisture Sensitivity Level t

4. Latch−up Current tested per JEDEC standard JESD78E (AEC−Q100−004)

## **THERMAL INFORMATION**



6. Value based on 1S standard PCB according to JEDEC51−3 with 1.0 oz copper and a 300 mm2 copper area

7. Value based on 1S2P standard PCB according to JEDEC51−7 with 1.0 oz copper and a 100 mm2 copper area

## **OPERATING RANGES**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **ELECTRICAL CHARACTERISTICS AT V<sub>S</sub> = 1.8 V**

 $T_A$  = 25°C; R<sub>L</sub> ≥ 10 kΩ; V<sub>CM</sub> = V<sub>OUT</sub> = mid–supply unless otherwise noted. **Boldface** limits apply over the specified temperature range, T<sub>A</sub> = −40°C to 125°C. (Note 8)



8. Performance guaranteed over the indicated operating temperature range by design and/or characterization.

# **ELECTRICAL CHARACTERISTICS AT V<sub>S</sub> = 3.3 V**

 $T_A$  = 25°C; R<sub>L</sub> ≥ 10 kΩ; V<sub>CM</sub> = V<sub>OUT</sub> = mid–supply unless otherwise noted. **Boldface** limits apply over the specified temperature range, T<sub>A</sub> = −40°C to 125°C. (Note 9)



9. Performance guaranteed over the indicated operating temperature range by design and/or characterization.

# **ELECTRICAL CHARACTERISTICS AT V<sub>S</sub> = 5.5 V**

 $T_A$  = 25°C; R<sub>L</sub> ≥ 10 kΩ; V<sub>CM</sub> = V<sub>OUT</sub> = mid–supply unless otherwise noted. **Boldface** limits apply over the specified temperature range, T<sub>A</sub> = −40°C to 125°C. (Note 10)



10.Performance guaranteed over the indicated operating temperature range by design and/or characterization.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



 $T_A$  = 25°C, R<sub>L</sub> ≥ 10 kΩ, V<sub>CM</sub> = V<sub>OUT</sub> = mid–supply unless otherwise specified

<span id="page-7-0"></span>

# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A$  = 25°C, R<sub>L</sub> ≥ 10 kΩ, V<sub>CM</sub> = V<sub>OUT</sub> = mid–supply unless otherwise specified

600





















**Figure 10. THD + N vs. Frequency Figure 11. Input Voltage Noise vs. Frequency**



<span id="page-9-0"></span>

# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A$  = 25°C, R<sub>L</sub> ≥ 10 kΩ, V<sub>CM</sub> = V<sub>OUT</sub> = mid-supply unless otherwise specified

<span id="page-10-0"></span>

**vs. Frequency**

# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A$  = 25°C, R<sub>L</sub> ≥ 10 kΩ, V<sub>CM</sub> = V<sub>OUT</sub> = mid-supply unless otherwise specified



**Figure 26. Slew Rate vs. Temperature**

## **Application Information**

The NCS/NCV20081/2/4 family of operational amplifiers is manufactured using ON Semiconductor's CMOS process. Products in this class are general purpose, unity−gain stable amplifiers and include single, dual and quad configurations.

#### **Rail−to−Rail Input with No Phase Reversal**

The NCS operational amplifiers are designed to prevent phase reversal or any similar issues when the input pins potential exceed the supply voltages by up to 100 mV. Figure [6](#page-7-0) shows the input voltage exceeding the supply limits.

The input stage of the NCS/NCV 20081/2/4 family consists of two differential CMOS input stages connected in parallel: the first is constructed using paired PMOS devices and it operates at low common mode input voltages (VCM) ; the second stage is build using paired NMOS devices to operate at high VCM. The transition between the two input stages occurs at a common mode input voltage of approximately VDD–1.3V and it is visible in Figure [6](#page-7-0) (Offset vs. VCM).

#### **Limiting Input Voltages**

In order to prevent damage and/or improper operation of these amplifiers, the application circuit must never expose the input pins to voltages or currents higher than the Absolute Maximum Ratings.

The internal ESD structure includes special diodes to protect the input stages while maintaining a low Input Bias (IIB) current. The input protection circuitry clamp the inputs when the signals applied exceed more than one diode drop below VSS or one diode drop above VDD. Very fast ESD events (within the limits specified) trigger the protection structure so the operational amplifier is not damaged.

However, in some applications, it can be necessary to prevent excessive voltages from reaching the operational amplifier inputs by adding external clamp diodes. A possible solution is presented in Figure 27, where the four low−drop fast diodes (Shottky preferred) are used in parallel with the internal structure to divert the excessive energy to the supply rails where it can be easily dissipated or absorbed by the supply capacitors. The application designer should also take into account that these external diodes add leakage currents and parasitic capacitance that must be considered when evaluating the end−to−end performance of the amplifier stage.

#### **Limiting Input Currents**

In order to prevent damage/ improper operation of these amplifiers, the application circuit must limit the currents flowing in and out of the input pins. A possible solution is presented in Figure 27 by means of the two added series resistors. The minimum value for R\_IN− and R\_IN+ should be calculated using Ohm's Law so they limit the input pin currents to less than the absolute maximum values specified. The application designer should take into account that these resistors also add parasitic inductance that must be considered when evaluating performance.

Combining the current limiting resistors with the voltage limiting diodes creates a solid input protection structure, that can be used to insure reliable operation of the amplifier even in the hardest conditions.



**Figure 27. Typical Protection of the Operational Amplifier Inputs**

## **Rail−to−Rail Output**

The maximum output voltage swing is dependent of the particular output load. According to the specification, the output can reach within 25 mV of either supply rail when load resistance is 10 k $\Omega$ . Figure [15](#page-9-0) and Figure [16](#page-9-0) shows the load drive capabilities of the part under different conditions. Output current is internally limited to 15 mA typ.

## **Capacitive Loads**

Driving capacitive loads can create stability problems for voltage feedback opamps, as it is a known possible cause for:

- degraded phase margin
- lowered bandwidth
- gain peaking of the frequency response
- overshoot and ringing of the step response.

While the NCS(V)20081/2/4 family of opamps are capable of driving capacitive loads up to 100 pF, adding a small resistor in series to the output (R\_ISO in Figure 28) will increase the feedback loop's phase margin. This leads to higher stability by making the equivalent load more resistive at high frequencies.



**Figure 28. Driving Capacitive Loads**

Simulating the application with ON Semiconductor's SPICE models is a good starting point for selecting the isolation resistor's value, and then bench testing the frequency and step response can be used to fine−tune the value according to the desired characteristic.

#### **Unity Gain Bandwidth**

Interfacing a high impedance sensor's output to a relatively low−impedance ADC input usually requires an intermediate stage to avoid unwanted interference of the two devices, and this stage needs to have a high input impedance, a low output impedance and high output current.

 The unity gain buffer is recommended here (Figure 29).The ADC's internal sampling capacitor requires a buffer front−end to recharge it faster than the sampling time, and this problem is even worse if more channels are sampled by the same ADC using an internal multiplexer. In

order to achieve a settling time shorter than the multiplexed sampling rate, an RC stage is recommended between the buffer and the ADC input. The R resistor's value should be low enough to charge the capacitor quickly, but at the same time large enough to isolate the capacitive load from the opamp's output to preserve phase margin. When transients are generated by the sensor's output, first the two opamp's inputs see a high differential voltage between them, then the output settles and brings the inverting input back to the correct voltage.

To successfully accommodate for example a 0.1 V to 4 V sensor signal, the opamp's differential input range of the NCS(V) 20081/2/4 series is close to the supply range VDD−VSS, and the output will match the input. The differential input voltage is limited only by the ESD protection structure and not by back−to−back diodes between inputs.



**Figure 29. Unity Gain Buffer Stage for Sampling with ADC**

#### **Power Supply Bypassing**

For AC, the power supply pins (VDD and VSS for split supply, VDD for single supply) should be bypassed locally with a quality capacitor in the range of 100 nF (ceramics are recommended for their low ESR and good high frequency response) as close as possible to the opamp's supply pins.

For DC, a bulk capacitor in the range of  $1 \mu$ F within inches distance from the opamp can provide the increased currents required to drive higher loads.

#### **Unused Operational Amplifiers**

Occasionally not all the opamps offered in the quad packages are needed for a specific application. They can be connected as "buffering ground" as shown in Figure 30, a solution that does not need any extra parts. Connecting them differently (inputs split to rails, left floating, etc.) can sometimes cause unwanted oscillation, crosstalk, increased current consumption, or add noise to the supply rails.



**Figure 30. Unused Operational Amplifiers**

#### **PCB Surface Leakage**

The Printed Circuit Board's surface leakage effects should be estimated if the lowest possible input bias current is critical. Dry environment surface current increases further when the board is exposed to humidity, dust or chemical contamination. For harsh environment conditions, protecting the entire board surface (with all the exposed

metal pins and soldered areas) is advised. Conformal coating or potting the board in resin proves effective in most cases.

An alternate solution for reduced leakage is the use of guard rings around sensitive pins and pads. A proper guard ring should have low impedance and be biased to the same voltage as the sensitive pin so no current flows in between.

For an inverting amplifier, the non−inverting input is usually connected to supply's ground (or virtual ground at half the rail voltage in single supply applications) so it can represent a good ring solution. When routing the PCB traces, create a closed perimeter around the inverting input pad (which carries the signal) and connect it to the non−inverting input.

For a non−inverting amplifier, use a similarly shaped (rectangle or circle) copper trace around the non−inverting input pad (which carries the signal) and connect it to the inverting input pin, which presents a much lower impedance thanks to the feedback network.

#### **PCB Routing Recommendations**

Even when some operational amplifier is expected to amplify only the useful DC signal, it can also pick some high frequency noise altogether and amplify it accordingly, if the design allows it. In order to reach the specified operational

amplifier parameters and to avoid high frequency interference issues, it is recommended that the PCB layout respects some basic guidelines:

- A dedicated layer for the ground plane should be used whenever possible and all supply decoupling capacitors should connect to it by vias.
- Copper traces should be as short as possible.
- High current paths should not be shared by small signal or low current traces.
- If present, switching power supply blocks should be kept away from the analog sensitive areas to avoid potential conducted and radiated noise issues.
- When different circuit taxonomies share the same board, it is recommended to keep separated the power areas, the digital areas and the small signal analog areas. Small−signal parts in the signal path should be placed as close as possible to the opamp's input pins.
- Metal shielding the sensitive areas and the "offender" blocks may be required in some cases.

In a sensitive application, a good PCB design can take longer but it will save troubleshooting time.

## **Applications Example**

## **Second Order Active Low Pass Filter**

Using an opamp with a low input bias current allows the use of higher value resistors and smaller capacitors for the same filter application. As a trade−off for the increased impedance and lower consumption obtained, the higher value resistors may also bring higher noise and sensibility to board contamination, and possibly frequency response changes (the increased R\*C time constant due to parasitic capacitances can change the gain vs. frequency plot).

An example of an active low−pass filter using the NCS2008x operational amplifier can be found in Figure 31. The filter's 3 dB Bandwidth is approximately 25 KHz, followed by a −40 dB/dec roll−off as in Figure 32. Such filters with flat response in the sampled signal band are recommended as a front−end for ADC's to avoid aliasing.



**Figure 31. Second Order Active Low Pass Filter**



**Figure 32. Filter's Frequency Response**

Using the P−SPICE models provided by ON Semiconductor is recommended as a starting point for component selection, and then values can be further fine−tuned during bench testing the application.







**SC−88A (SC−70−5/SOT−353)** CASE 419A−02

- 1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.<br>3. 419A-01 OBSOLETE. NEW STAND. 3. 419A−01 OBSOLETE. NEW STANDARD
- 419A−02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE **BURBS**



## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb−Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part marking.<br>Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2 STYLE 5: PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4 STYLE 9: PIN 1. ANODE 2. CATHODE Note: Please refer to datasheet for

> 3. ANODE 4. ANODE 5. ANODE

style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.



STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1

SCALE 20:1  $\left(\frac{mm}{inches}\right)$ 

STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER

ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula

STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR

STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE 1 STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE

0.0748

STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR









details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



© Semiconductor Components Industries, LLC, 2019 www.onsemi.com





\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **STYLES ON PAGE 2**



© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

#### **SOIC−8 NB** CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR<br>3. COLLECTOR 3. COLLECTOR<br>4. EMITTER 4. EMITTER<br>5. EMITTER 5. EMITTER<br>6. BASE 6. BASE<br>7 BASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN<br>3. DRAIN **DRAIN** 4. DRAIN<br>5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON<br>2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2<br>4. EMITTER. COMMON 4. EMITTER, COMMON<br>5. EMITTER, COMMON 5. EMITTER, COMMON<br>6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE<br>5. DRAIN 5. DRAIN 6. DRAIN<br>7. DRAIN 7. DRAIN<br>8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1<br>2. CATHODE 2 2. CATHODE 2<br>3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE<br>7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C<br>3. REX 3. REXT<br>4. GND 4. GND<br>5. IOUT 5. IOUT 6. **IOUT**<br>7. **IOUT** 7. IOUT 8. IOUT STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1<br>3. COLLECTOR, #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER,  $#2$ <br>7 BASE  $#1$ **BASE** #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE<br>2. DRAIN 2. DRAIN<br>3. DRAIN **DRAIN** 4. SOURCE<br>5. SOURCE 5. SOURCE<br>6. GATE<br>7. GATE **GATE** GATE 8. SOURCE STYLE 10: PIN 1. GROUND<br>2. BIAS 1 BIAS 1 3. OUTPUT<br>4. GROUND 4. GROUND<br>5. GROUND **GROUND** 6. BIAS 2<br>7. INPUT 7. INPUT<br>8. GROU GROUND STYLE 14: PIN 1. N–SOURCE<br>2. N–GATE 2. N−GATE 3. P−SOURCE 4. P−GATE<br>5. P−DRAIN 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN<br>8. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE<br>2. ANODE 2. ANODE 3. SOURCE<br>4. GATE 4. GATE<br>5. DRAIN 5. DRAIN<br>6 DRAIN **DRAIN** 7. CATHODE **CATHODE** STYLE 22: PIN 1. I/O LINE 1<br>2. COMMON 2. COMMON CATHODE/VCC<br>3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4<br>7. I/O LINE 5 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE<br>4. ILIMIT 4. ILIMIT<br>5. SOUR 5. SOURCE<br>6. SOURCE 6. SOURCE<br>7. SOURCE **SOURCE** 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2<br>7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1



#### DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE 2. ANODE<br>3. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2<br>6. EMITTER, #2<br>7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1<br>8. COLLECTOR COLLECTOR, #1 STYLE 12: PIN 1. SOURCE<br>2. SOURCE **SOURCE** 3. SOURCE 4. GATE<br>5. DRAIN 5. DRAIN<br>6. DRAIN<br>7. DRAIN **DRAIN** 7. DRAIN<br>8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1<br>2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2<br>5. COLLECTOR, 5. COLLECTOR, DIE #2<br>6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P)<br>4. GATE (P) 4. GATE (P)<br>5. DRAIN 5. DRAIN<br>6 DRAIN **DRAIN** 7. DRAIN<br>8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE<br>2. EMITT 2. EMITTER<br>3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE<br>5. CATHODE 5. CATHODE 6. CATHODE<br>7. COLLECT 7. COLLECTOR/ANODE<br>8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF 3. DASIC\_SW\_DET 4. GND 5. V\_MON<br>6. VBULK 6. VBULK<br>7. VBULK 7. VBULK 8. VIN



rights of others.

5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 COLLECTOR, #1





\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **STYLES ON PAGE 2**



#### **SOIC−14** CASE 751A−03 ISSUE L

# DATE 03 FEB 2016





ON Semiconductor and (UN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes













disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

**SCALE 2:1**



**TSSOP−8** CASE 948S−01 ISSUE C

DATE 20 JUN 2008



**SECTION N−N**





**DETAIL E**

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- 
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15<br>
(0.006) PER SIDE.
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD<br>FLASH OR PROTRUSION. INTERLEAD FLASH OR<br>PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. TERMINAL NUMBERS ARE SHOWN FOR ÉÉÉÉ É LE CONTRACTEUR EN 1999, PER SILIPER EN 1999, PER SILIPER EN 1999, PER SILIPER EN 1999, PER SILIPER EN 1
	- REFERENCE ONLY. 6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.



## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

- $A =$  Assembly Location<br>  $Y =$  Year
	- $=$  Year
- WW = Work Week
- -= Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. device data sheet for actual part marking<br>Pb−Free indicator, "G" or microdot " ■", may or may not be present.





# **DOCUMENT NUMBER: 98AON00697D**

**PAGE 2 OF 2**



**ON Semiconductor** and <sup>(DN</sup>) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability<br>arising out of the application or use and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal<br>Opportunity/Affirmative Action Employer. This