

# NCP361, NCV361

## USB Positive Overvoltage Protection Controller with Internal PMOS FET and Overcurrent Protection

The NCP361 disconnects systems at its output when wrong VBUS operating conditions are detected at its input. The system is positive over-voltage protected up to +20 V.

Thanks to an integrated PMOS FET, no external device is necessary, reducing the system cost and the PCB area of the application board.

The NCP361 is able to instantaneously disconnect the output from the input if the input voltage exceeds the overvoltage threshold (5.675 V). Thanks to an overcurrent protection, the integrated PMOS is turning off when the charge current exceeds current limit (see options in ordering information).

The NCP361 provides a negative going flag ( $\overline{\text{FLAG}}$ ) output, which alerts the system that voltage, current or overtemperature faults have occurred.

In addition, the device has ESD-protected input (15 kV Air) when bypassed with a 1  $\mu\text{F}$  or larger capacitor.

### Features

- Overvoltage Protection up to 20 V
- On-chip PMOS Transistor
- Overvoltage Lockout (OVLO)
- Undervoltage Lockout (UVLO)
- Overcurrent Protection
- Alert  $\overline{\text{FLAG}}$  Output
- $\overline{\text{EN}}$  Enable Pin
- Thermal Shutdown
- Compliance to IEC61000-4-2 (Level 4)
  - 8 kV (Contact)
  - 15 kV (Air)
- ESD Ratings: Machine Model = B  
Human Body Model = 2
- UDFN6 2x2 mm and TSOP-5 3x3 mm Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device

### Applications

- USB Devices
- Mobile Phones
- Peripheral
- Personal Digital Applications
- MP3 Players
- Set Top Boxes



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)




6 PIN UDFN  
CASE 517AB

### MARKING DIAGRAMS





TSOP-5  
CASE 483



xxx = Specific Device Code  
M = Date Code  
A = Assembly Location  
Y = Year  
W = Work Week  
▪ = Pb-Free Package  
(Note: Microdot may be in either location)


### PIN CONNECTIONS




### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

## NCP361, NCV361



**Figure 1. Typical Application Circuit (UDFN Pinout)**



**Figure 2. Functional Block Diagram**

### PIN FUNCTION DESCRIPTION (UDFN Package)

Pin No.	Name	Type	Description
1	$\overline{\text{EN}}$	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{\text{EN}}$ pin shall be connected to GND or to a I/O pin. This pin does not have an impact on the fault detection.
2	GND	POWER	Ground
3	IN	POWER	Input Voltage Pin. This pin is connected to the VBUS. A 1 $\mu\text{F}$ low ESR ceramic capacitor, or larger, must be connected between this pin and GND.
4, 5	OUT	OUTPUT	Output Voltage Pin. The output is disconnected from the VBUS power supply when the input voltage is above OVLO threshold or below UVLO threshold. A 1 $\mu\text{F}$ capacitor must be connected to these pins. The two OUT pins must be hardwired to common supply.
6	$\overline{\text{FLAG}}$	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on VBUS pin. The $\overline{\text{FLAG}}$ pin goes low when input voltage exceeds OVLO threshold. Since the $\overline{\text{FLAG}}$ pin is open drain functionality, an external pull up resistor to $V_{\text{CC}}$ must be added.

### PIN FUNCTION DESCRIPTION (TSOP-5 Package)

Pin No.	Name	Type	Description
1	IN	POWER	Input Voltage Pin. This pin is connected to the VBUS. A 1 $\mu\text{F}$ low ESR ceramic capacitor, or larger, must be connected between this pin and GND.
2	GND	POWER	Ground
3	$\overline{\text{EN}}$	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{\text{EN}}$ pin shall be connected to GND or to a I/O pin. This pin does not have an impact on the fault detection.
4	$\overline{\text{FLAG}}$	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on VBUS pin. The $\overline{\text{FLAG}}$ pin goes low when input voltage exceeds OVLO threshold. Since the $\overline{\text{FLAG}}$ pin is open drain functionality, an external pull up resistor to $V_{\text{CC}}$ must be added.
5	OUT	OUTPUT	Output Voltage Pin. The output is disconnected from the VBUS power supply when the input voltage is above OVLO threshold or below UVLO threshold. A 1 $\mu\text{F}$ capacitor must be connected to this pin.

NOTE: Pin out provided for concept purpose only and might change in the final product

# NCP361, NCV361

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage (IN to GND)	$V_{min_{in}}$	-0.3	V
Minimum Voltage (All others to GND)	$V_{min}$	-0.3	V
Maximum Voltage (IN to GND)	$V_{max_{in}}$	21	V
Maximum Voltage (All others to GND)	$V_{max}$	7.0	V
Maximum DC Current from $V_{in}$ to $V_{out}$ (PMOS) (Note 1)	$I_{max}$	600	mA
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	305 240	°C/W
		TSOP-5 UDFN	
Operating Ambient Temperature Range	$T_A$	-40 to +85	°C
Storage Temperature Range	$T_{stg}$	-65 to +150	°C
Junction Operating Temperature	$T_J$	150	°C
ESD Withstand Voltage (IEC 61000-4-2) Human Body Model (HBM), Model = 2 (Note 2) Machine Model (MM) Model = B (Note 3)	$V_{esd}$	15 Air, 8.0 Contact 2000 200	kV V V
Moisture Sensitivity	MSL	Level 1	-

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. With minimum PCB area. By decreasing  $R_{\theta JA}$ , the current capability increases. See PCB recommendation page 9.
2. Human Body Model, 100 pF discharged through a 1.5 k $\Omega$  resistor following specification JESD22/A114.
3. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

# NCP361, NCV361

## ELECTRICAL CHARACTERISTICS

(Min/Max limits values ( $-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$ ) and  $V_{in} = +5.0\text{ V}$ . Typical values are  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.)

Characteristic	Symbol	Conditions	Min	Typ	Max	Unit
Input Voltage Range	$V_{in}$		1.2		20	V
Undervoltage Lockout Threshold	UVLO	$V_{in}$ falls down UVLO threshold	2.85	3.0	3.15	V
Uvoltage Lockout Hysteresis	UVLO <sub>hyst</sub>		50	70	90	mV
Overvoltage Lockout Threshold	OVLO	$V_{in}$ rises up OVLO threshold	5.43	5.675	5.9	V
Overvoltage Lockout Hysteresis	OVLO <sub>hyst</sub>		50	100	125	mV
$V_{in}$ versus $V_{out}$ Dropout	$V_{drop}$	$V_{in} = 5\text{ V}$ , $I_{charge} = 500\text{ mA}$		150	200	mV
Overcurrent Limit	$I_{lim}$	$V_{in} = 5\text{ V}$	550	750	950	mA
Supply Quiescent Current	$I_{dd}$	No Load, $V_{in} = 5.25\text{ V}$		20	35	$\mu\text{A}$
Standby Current	$I_{std}$	$V_{in} = 5\text{ V}$ , $EN = 1.2\text{ V}$		26	37	$\mu\text{A}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20\text{ V}$ , $V_{GS} = 0\text{ V}$		0.08		$\mu\text{A}$
FLAG Output Low Voltage	$V_{olflag}$	$V_{in} > OVLO$ Sink 1 mA on FLAG pin			400	mV
FLAG Leakage Current	FLAG <sub>leak</sub>	FLAG level = 5 V		5.0		nA
$\overline{EN}$ Voltage High	$V_{ih}$	$V_{in}$ from 3.3 V to 5.5 V	1.2			V
$\overline{EN}$ Voltage Low	$V_{il}$	$V_{in}$ from 3.3 V to 5.5 V			0.55	V
EN Leakage Current	EN <sub>leak</sub>	EN = 5.5 V or GND		170		nA

## TIMINGS

Start Up Delay	$t_{on}$	From $V_{in} > UVLO$ to $V_{out} = 0.8 \times V_{in}$ , See Fig 3 & 9		4.0	15	ms
FLAG going up Delay	$t_{start}$	From $V_{in} > UVLO$ to FLAG = 1.2 V, See Fig 3 & 10		3.0		$\mu\text{s}$
Output Turn Off Time	$t_{off}$	From $V_{in} > OVLO$ to $V_{out} \leq 0.3\text{ V}$ , See Fig 4 & 11 $V_{in}$ increasing from 5 V to 8 V at 3 V/ $\mu\text{s}$ . No output capacitor.		0.7	1.5	$\mu\text{s}$
Alert Delay	$t_{stop}$	From $V_{in} > OVLO$ to FLAG $\leq 0.4\text{ V}$ , See Fig 4 & 12 $V_{in}$ increasing from 5 V to 8 V at 3 V/ $\mu\text{s}$		1.0		$\mu\text{s}$
Disable Time	$t_{dis}$	From $\overline{EN}$ 0.4 to 1.2V to $V_{out} \leq 0.3\text{ V}$ , See Fig 5 & 13 $V_{in} = 4.75\text{ V}$ . No output capacitor.		3.0		$\mu\text{s}$
Thermal Shutdown Temperature	$T_{sd}$			150		$^{\circ}\text{C}$
Thermal Shutdown Hysteresis	$T_{sdhyst}$			30		$^{\circ}\text{C}$

# NCP361, NCV361




Figure 3. Start Up Sequence




Figure 4. Shutdown on Over Voltage Detection




Figure 5. Disable on  $\overline{EN} = 1$




Figure 6.  $\overline{FLAG}$  Response with  $\overline{EN} = 1$




Figure 7.




Figure 8.

## TYPICAL OPERATING CHARACTERISTICS

# NCP361, NCV361




Figure 9. Start Up. Vin=Ch1, Vout=Ch2




Figure 10. FLAG Going Up Delay. Vin=Ch1, FLAG=Ch3




Figure 11. Output Turn Off time. Vin=Ch1, Vout=Ch2




Figure 12. Alert Delay. Vout=Ch1, FLAG=Ch3




Figure 13. Disable Time. EN=Ch4, Vin=Ch1, Vout=Ch2




Figure 14. Thermal Shutdown. Vin=Ch1, Vout=Ch2, FLAG=Ch3

# NCP361, NCV361

## TYPICAL OPERATING CHARACTERISTICS




Figure 15.  $R_{DS(on)}$  vs. Temperature  
(Load = 500 mA)




Figure 16. Output Short Circuit




Figure 17. Quiescent Current vs. Input Voltage




Figure 18. Overcurrent Protection Threshold vs. Temperature




Figure 19. Overcurrent Protection Threshold vs. Input Voltage

**Operation**

NCP361 provides overvoltage protection for positive voltage, up to 20 V. A PMOS FET protects the systems (i.e.: VBUS) connected on the V<sub>out</sub> pin, against positive overvoltage. The Output follows the VBUS level until OVLO threshold is overtaken.

**Undervoltage Lockout (UVLO)**

To ensure proper operation under any conditions, the device has a built-in undervoltage lock out (UVLO) circuit. During V<sub>in</sub> positive going slope, the output remains disconnected from input until V<sub>in</sub> voltage is above 3.0 V nominal. The  $\overline{\text{FLAG}}$  output is pulled to low as long as V<sub>in</sub> does not reach UVLO threshold. This circuit has a 70 mV hysteresis to provide noise immunity to transient condition.




Figure 20. Output Characteristic vs. V<sub>in</sub>

**Overvoltage Lockout (OVLO)**

To protect connected systems on V<sub>out</sub> pin from overvoltage, the device has a built-in overvoltage lock out (OVLO) circuit. During overvoltage condition (OVLO exceeds), the output remains disabled and  $\overline{\text{FLAG}}$  is tied low, as long as the input voltage is higher than OVLO – hysteresis. This circuit has a 100 mV hysteresis to provide noise immunity to transient conditions.

**Overcurrent Protection (OCP)**

The NCP361 integrates overcurrent protection to prevent system/battery overload or defect. The current limit threshold is internally set at 750 mA. This value can be changed from 150 mA to 750 mA by a metal tweak, please contact your ON Semiconductor representative for availability. During current fault, the internal PMOS FET is automatically turned off (5  $\mu$ s) if the charge current exceeds I<sub>lim</sub>. NCP361 goes into turn on and turn off mode as long as defect is present. The internal t<sub>on</sub> delay (4 ms typical) allows limiting thermal dissipation. The Flag pin goes to low level when an overcurrent fault appears. That allows the microcontroller to count defect events and turns off the PMOS with EN pin.




Figure 21. Overcurrent Event Example

**$\overline{\text{FLAG}}$  Output**

NCP361 provides a  $\overline{\text{FLAG}}$  output, which alerts external systems that a fault has occurred.

This pin is tied to low as soon as:  $1.2 \text{ V} < V_{in} < \text{UVLO}$ ,  $V_{in} > \text{OVLO}$ ,  $I_{\text{charge}} > I_{\text{limit}}$ ,  $T_J > 150^\circ\text{C}$ . When NCP361 recovers normal condition,  $\overline{\text{FLAG}}$  is held high. The pin is an open drain output, thus a pull up resistor (typically 1 M $\Omega$  – Minimum 10 k $\Omega$ ) must be provided to V<sub>CC</sub>.  $\overline{\text{FLAG}}$  pin is an open drain output.

**$\overline{\text{EN}}$  Input**

To enable normal operation, the  $\overline{\text{EN}}$  pin shall be forced to low or connected to ground. A high level on the pin disconnects OUT pin from IN pin.  $\overline{\text{EN}}$  does not overdrive an OVLO or UVLO fault.

**Internal PMOS FET**

The NCP361 includes an internal PMOS FET to protect the systems, connected on OUT pin, from positive overvoltage. Regarding electrical characteristics, the R<sub>DS(on)</sub>, during normal operation, will create low losses on V<sub>out</sub> pin, characterized by V<sub>in</sub> versus V<sub>out</sub> dropout.

**ESD Tests**

The NCP361 fully supports the IEC61000–4–2, level 4 (Input pin, 1  $\mu$ F mounted on board). That means, in Air condition, V<sub>in</sub> has a  $\pm 15 \text{ kV}$  ESD protected input. In Contact condition, V<sub>in</sub> has  $\pm 8 \text{ kV}$  ESD protected input. Please refer to Figure 22 to see the IEC61000–4–2 electrostatic discharge waveform.



# NCP361, NCV361




Figure 22.

## PCB Recommendations

The NCP361 integrates a 500 mA rated PMOS FET, and the PCB rules must be respected to properly evacuate the heat out of the silicon. The UDFN PAD1 must be connected to ground plane to increase the heat transfer if necessary

from an application standpoint. Of course, in any case, this pad shall be not connected to any other potential.

By increasing PCB area, the  $R_{\theta JA}$  of the package can be decreased, allowing higher charge current to fill the battery.

Taking into account that internal bondings (wires between package and silicon) can handle up to 1 A (higher than thermal capability), the following calculation shows two different example of current capability, depending on PCB area:

- With  $305^{\circ}\text{C}/\text{W}$  (without PCB area), allowing DC current is 500 mA

- With  $260^{\circ}\text{C}/\text{W}$  ( $200\text{ mm}^2$ ), the charge DC current allows with a  $85^{\circ}\text{C}$  ambient temperature is:

$$I = \sqrt{(T_J - T_A) / (R_{\theta JA} \times R_{\text{DSON}})}$$

$$I = 625\text{ mA}$$

In every case, we recommend to make thermal measurement on final application board to make sure of the final Thermal Resistance.




Figure 23. Thermal Resistance of UDFN 2x2 and TSOP Packages as a Function of PCB Area and Thickness

# NCP361, NCV361

## ORDERING INFORMATION

Device	Marking	Package	Shipping†
NCP361MUTBG	AD	UDFN6 (Pb-Free)	3000 / Tape & Reel
NCP361SNT1G	ACD	TSOP-5 (Pb-Free)	3000 / Tape & Reel
NCV361SNT1G*	VET	TSOP-5 (Pb-Free)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements

## SELECTION GUIDE

Part number is designated as follows:

**NCP361xxxxTxG**



Code	Contents
a	Overcurrent Threshold -: 750 mA
b	Package MU: UDFN SN: TSOP-5
c	UVLO Typical Threshold -: 3.00 V
d	OVLO Typical Threshold -: 5.675 V
e	Tape & Reel Type B: = 3000 1: = 3000

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ON Semiconductor®



SCALE 2:1

## TSOP-5 CASE 483 ISSUE N

DATE 12 AUG 2020




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.


DIM	MILLIMETERS	
	MIN	MAX
A	2.85	3.15
B	1.35	1.65
C	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
H	0.01	0.10
J	0.10	0.26
K	0.20	0.60
M	0°	10°
S	2.50	3.00

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



- XXX = Specific Device Code  
 A = Assembly Location  
 Y = Year  
 W = Work Week  
 ■ = Pb-Free Package
- XXX = Specific Device Code  
 M = Date Code  
 ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSOP-5	PAGE 1 OF 1

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS



ON Semiconductor®



SCALE 4:1



UDFN6 2x2, 0.65P  
CASE 517AB  
ISSUE C

DATE 10 APR 2013



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
  4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
  5. TIE BARS MAY BE VISIBLE IN THIS VIEW AND ARE CONNECTED TO THE THERMAL PAD.

DIM	MILLIMETERS	
	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.127 REF	
b	0.25	0.35
D	2.00 BSC	
D2	1.50	1.70
E	2.00 BSC	
E2	0.80	1.00
e	0.65 BSC	
L	0.25	0.35
L1	---	0.15





### GENERIC MARKING DIAGRAM\*



- XX = Specific Device Code
- M = Date Code
- = Pb-Free Package


(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.



0.10 (M)	C	A	B
0.05 (M)	C		

### RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON22162D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	UDFN6 2X2, 0.65P	PAGE 1 OF 1

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.