# <u>LDO Regulator</u> - Enable, Reset, Watchdog

#### 200 mA


The NCV4263–2C is a 200 mA LDO regulator with integrated reset watchdog functions dedicated for microprocessor applications. Its robustness allows NCV4263–2C to be used in severe automotive environments. The Enable function can be used for decrease of quiescent current down to max 10  $\mu A$ . The NCV4263–2C contains protection functions as current limit, thermal shutdown and reverse output current protection. The regulator provides also Watchdog, Reset function with adjustable Threshold and adjustable Power–on Reset Delay Time.

#### **Features**

- Output Voltage Option: 5 V
- Output Voltage Accuracy: ±2%
- Output Current up to 200 mA
- Very Low Dropout Voltage
- Enable Function (10 µA Max Quiescent Current when Disabled)
- Microprocessor Compatible Control Functions:
  - Reset with Adjustable Threshold and Adjustable Power-on Delay
  - Watchdog Function
- Wide Input Voltage Operation Range: up to 40 V
- Protection Features:
  - Current Limitation
  - Thermal Shutdown
  - Reverse Output Current
- AEC-Q100 Grade 1 Qualified and PPAP Capable
- These are Pb-Free Devices

#### **Typical Applications**

- Body Control Module
- Instruments and Clusters
- Occupant Protection and Comfort
- Powertrain



\*-optional if Reset function is needed

Figure 1. Application Schematic




#### ON Semiconductor®

www.onsemi.com



SOIC-8 EP PD SUFFIX CASE 751AC





SOIC-14 D SUFFIX CASE 751A



A = Assembly Location

L, WL = Wafer Lot
Y = Year
W, WW = Work Week
G = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.




Figure 2. Simplified Block Diagram




Figure 3. Pin Connections (Top View)

#### PIN FUNCTION DESCRIPTION

| Pin No.<br>SO-8 EP | Pin No.<br>SO-14       | Pin Name         | Description  |
|--------------------|------------------------|------------------|--|
| 1                  | 13                     | V <sub>in</sub>  | Positive Power Supply. Connect ceramic capacitor to ground.  |
| 2                  | 14                     | EN               | Enable Input. Low level disables the chip. Connect to V <sub>in</sub> if this function is not needed.  |
| 3                  | 1                      | RO               | Reset Output; Open Collector connected to the $V_{out}$ via an internal 30 k $\Omega$ pull-up resistor; leave open if the function is not needed           |
| 4                  | 3, 4, 5,<br>10, 11, 12 | GND              | Power Supply Ground. Connect pins to heat sink area with GND potential.  |
| 5                  | 6                      | D                | DelayTiming. Connect to GND via ceramic capacitor for adjusting reset delay timing and watchdog trigger time or leave open if this function is not needed. |
| 6                  | 7                      | RADJ             | Reset Adjust Threshold. Connect to GND ( $V_{RT}$ = 93% of $V_{out}$ ) or to output voltage divider to adjust the reset threshold.                         |
| 7                  | 8                      | WDI              | Watchdog Input. Rising edge triggered Input for watchdog pulses. Connect to GND if this function is not needed.  |
| 8                  | 9                      | V <sub>out</sub> | Regulated Output Voltage. Connect a $C_{out} \ge 22 \ \mu F$ capacitor to ground.  |
| EPAD               | -                      | Exposed<br>Pad   | Connect to ground potential or leave unconnected.  |
| -                  | 2                      | NC               | Not connected. No internally bonded.   |

#### **ABSOLUTE MAXIMUM RATINGS**

| Rating                       | Symbol           | Min  | Max | Unit |
|------------------------------|------------------|------|-----|------|
| Input Voltage (Note 1)       | V <sub>in</sub>  | -42  | 45  | V    |
| Enable Input                 | $V_{EN}$         | -42  | 45  | V    |
| Output Voltage               | V <sub>out</sub> | -1   | 7   | V    |
| Reset Output Voltage         | $V_{RO}$         | -0.3 | 7   | V    |
| Watchdog Input Voltage       | $V_{WDI}$        | -0.3 | 7   | V    |
| Reset Adjust Threshold       | $V_{RADJ}$       | -0.3 | 7   | V    |
| Delay Timing Output Voltage  | $V_D$            | -0.3 | 7   | V    |
| Maximum Junction Temperature | TJ               | -40  | 150 | °C   |
| Storage Temperature          | T <sub>STG</sub> | -55  | 150 | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHĂRACŤERISTICS and APPLICÁTION INFORMATION for Safe Operating Area.

#### ESD CAPABILITY (Note 2)

| Rating                               | Symbol             | Min | Max | Unit |
|--------------------------------------|--------------------|-----|-----|------|
| ESD Capability, Human Body Model     | ESD <sub>HBM</sub> | -   | 2   | kV   |
| ESD Capability, Charged Device Model | ESD <sub>CDM</sub> | _   | 1   | kV   |

- 2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)
  - ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101)

#### **LEAD SOLDERING TEMPERATURE AND MSL** (Note 3)

| Rating  | Symbol           | Min | Max      | Unit |
|---|------------------|-----|----------|------|
| Moisture Sensitivity Level SOIC-14 SOIC-8 EP                          | MSL              | 2   | 1<br>2   | _    |
| Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions | T <sub>SLD</sub> | -   | 265 peak | °C   |

<sup>3.</sup> For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

#### THERMAL CHARACTERISTICS

| Rating  | Symbol                                 | Value        | Unit |
|---|--|--------------|------|
| Thermal Characteristics, SOIC-8 Exposed Pad (Note 4) Thermal Resistance, Junction-to-Air (Note 5) Thermal Reference, Junction-to-Pad (Note 5) | R <sub>θJA</sub><br>Ψ <sub>ψJPad</sub> | 65.1<br>8.7  | °C/W |
| Thermal Characteristics, SOIC-14 (Note 4) Thermal Resistance, Junction-to-Air (Note 5) Thermal Reference, Junction-to-Pin4 (Note 5)           | $R_{\theta JA} \ \Psi_{\psi JP4}$      | 94.8<br>18.3 | °C/W |

- 4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 5. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

#### **OPERATING RANGES** (Note 6)

| Rating               | Symbol          | Min | Max | Unit |
|----------------------|-----------------|-----|-----|------|
| Input Voltage        | V <sub>in</sub> | 5.5 | 40  | V    |
| Junction Temperature | TJ              | -40 | 150 | °C   |

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

**ELECTRICAL CHARACTERISTICS**  $V_{in} = 13.5 \text{ V}$ ,  $V_{EN} = 5 \text{ V}$ ,  $C_{in} = 100 \text{ nF}$ ,  $C_{out} = 22 \mu\text{F}$ ,  $ESR = 1.5 \Omega$ , WDI = 5 V pulses,  $f_{WDI}$  = 1 kHz. Min and Max values are valid for temperature range  $-40^{\circ}C \leq T_{J} \leq 150^{\circ}C$  unless otherwise noted and are guaranteed by test design or statistical correlation. Typical values are referenced to T<sub>J</sub> = 25°C. (Notes 7 and 8)

| Parameter   | Test Conditions  | Symbol                | Min         | Тур                | Max             | Unit               |
|---|--|-----------------------|-------------|--------------------|-----------------|--------------------|
| REGULATOR OUTPUT  |  |                       |             |                    |                 | •                  |
| Output Voltage Accuracy                                   | V <sub>in</sub> = 6 V to 40 V, I <sub>out</sub> = 5 to 150 mA  | V <sub>out</sub>      | 4.90        | 5.0                | 5.10            | V                  |
| Line Regulation   | I <sub>out</sub> = 150 mA, V <sub>in</sub> = 6 V to 28 V   | Reg <sub>line</sub>   | -25         | 3                  | 25              | mV                 |
| Load Regulation   | I <sub>out</sub> = 5 mA to 150 mA  | Reg <sub>load</sub>   | -25         | -                  | 25              | mV                 |
| Dropout Voltage (Note 9)                                  | I <sub>out</sub> = 150 mA  | $V_{DO}$              | -           | 300                | 500             | mV                 |
| DISABLE AND QUIESCENT CURR                                | ENTS   |                       |             |                    |                 | •                  |
| Disable Current   | V <sub>EN</sub> = 0 V,T <sub>J</sub> < 125°C   | I <sub>DIS</sub>      | -           | 0.066              | 10              | μΑ                 |
| Quiescent Current, $I_q = I_{in} - I_{out}$               | I <sub>out</sub> = 0 mA<br>I <sub>out</sub> = 150 mA<br>I <sub>out</sub> = 150 mA, V <sub>in</sub> = 4.5 V | Iq                    |             | 0.275<br>3<br>11.3 | 1.3<br>18<br>23 | mA                 |
| CURRENT LIMIT PROTECTION                                  |  |                       |             |                    |                 |                    |
| Current Limit   | V <sub>out</sub> = 0.96 x V <sub>out_nom</sub>   | I <sub>LIM</sub>      | 200         | 418                | 500             | mA                 |
| PSRR  |  |                       |             |                    |                 | •                  |
| Power Supply Ripple Rejection (Note 10)                   | f = 100 Hz, 0.5 V <sub>p-p</sub>   | PSRR                  | -           | 80                 | -               | dB                 |
| ENABLE  |  | •                     |             |                    |                 | •                  |
| Enable Input Threshold Voltage<br>Logic High<br>Logic Low | $V_{out} \ge 0.9 \text{ x } V_{out\_nom}$<br>$V_{out} \le 0.1 \text{ V}$                                   | V <sub>th(EN)</sub>   | _<br>0.8    | 2.0<br>1.74        | 3.5<br>-        | ٧                  |
| Enable Input Current                                      | V <sub>EN</sub> = 5 V  | I <sub>EN</sub>       | 5           | 10                 | 25              | μΑ                 |
| WATCHDOG INPUT  |  |                       |             |                    |                 | •                  |
| Watchdog Input Low Time                                   | C <sub>D</sub> = 100 nF, V <sub>out</sub> > V <sub>RT</sub> , no WDI signal                                | t <sub>WL</sub>       | 1           | 2                  | 3.5             | ms                 |
| Watchdog Trigger Time                                     | C <sub>D</sub> = 100 nF, V <sub>out</sub> > V <sub>RT</sub> , no WDI signal                                | t <sub>WTT</sub>      | 16          | 20.8               | 27              | ms                 |
| DELAY TIMING  |  |                       |             |                    |                 |                    |
| Charge Current  | V <sub>D</sub> = 1 V, no WDI signal  | I <sub>D_charge</sub> | 40          | 66.8               | 95              | μΑ                 |
| Discharge Current   | V <sub>D</sub> = 1 V, no WDI signal  | I <sub>D_disch</sub>  | 4.40        | 6.54               | 9.40            | μΑ                 |
| Saturation Voltage  | V <sub>out</sub> < V <sub>RT</sub> , no WDI signal   | V <sub>D_sat</sub>    | -           | 6                  | 100             | mV                 |
| Switching Threshold<br>Upper<br>Lower                     |  | V <sub>thH(D)</sub>   | 1.45<br>0.2 | 1.70<br>0.34       | 2.05<br>0.55    | V                  |
| RESET OUTPUT  |  |                       |             |                    |                 |                    |
| Output Voltage Reset Threshold (Note 11)                  | V <sub>out</sub> decreasing, V <sub>RADJ</sub> = 0 V   | V <sub>RT</sub>       | 90          | 93                 | 96              | % V <sub>out</sub> |
| Reset Adjust Threshold                                    | $(70\% \text{ of } V_{out\_nom}) \le V_{out} < (V_{RT})$   | V <sub>th(RADJ)</sub> | 1.26        | 1.36               | 1.44            | V                  |
| Reset Adjustment Range (Note 12)                          |  | V <sub>RT_range</sub> | 70          | -                  | 93              | % V <sub>out</sub> |
| Reset Output Low Voltage                                  | I <sub>RO</sub> = 1 mA   | V <sub>ROL</sub>      | -           | 0.01               | 0.4             | V                  |
| Reset Delay Time  | C <sub>D</sub> = 100 nF  | t <sub>RD</sub>       | 1.3         | 2.6                | 4.1             | ms                 |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 7. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
- 8. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T<sub>A</sub> ≈T<sub>J</sub>. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

  9. Measured when output voltage falls 100 mV below the regulated voltage at  $V_{in} = 13.5 \text{ V}$ .
- 10. Values based on design and/or characterization.
- 11. See APPLICATION INFORMATION section for Reset Threshold Adjustment
- 12. V<sub>RT range</sub> limits are guaranteed by V<sub>RT</sub> and V<sub>th(RADJ)</sub> parameters.

**ELECTRICAL CHARACTERISTICS**  $V_{in} = 13.5 \text{ V}$ ,  $V_{EN} = 5 \text{ V}$ ,  $C_{in} = 100 \text{ nF}$ ,  $C_{out} = 22 \mu\text{F}$ ,  $ESR = 1.5 \Omega$ , WDI = 5 V pulses,  $f_{WDI}$  = 1 kHz. Min and Max values are valid for temperature range  $-40^{\circ}C \le T_{J} \le 150^{\circ}C$  unless otherwise noted and are guaranteed by test design or statistical correlation. Typical values are referenced to T<sub>J</sub> = 25°C. (Notes 7 and 8)


| Parameter Test Conditions              |                         | Symbol          | Min | Тур | Max | Unit |
|--|-------------------------|-----------------|-----|-----|-----|------|
| RESET OUTPUT                           |                         |                 |     |     |     |      |
| Reset Reaction Time                    | C <sub>D</sub> = 100 nF | t <sub>RR</sub> | 0.5 | 1.2 | 4   | μs   |
| THERMAL SHUTDOWN                       |                         |                 |     |     |     |      |
| Thermal Shutdown Temperature (Note 10) | I <sub>out</sub> = 1 mA | T <sub>SD</sub> | 150 | 177 | 195 | °C   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 7. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.
- 8. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T<sub>A</sub> ≈T<sub>J</sub>. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

  9. Measured when output voltage falls 100 mV below the regulated voltage at  $V_{in} = 13.5 \text{ V}$ .
- 10. Values based on design and/or characterization.
- 11. See APPLICATION INFORMATION section for Reset Threshold Adjustment
- 12.  $V_{RT}$  range limits are guaranteed by  $V_{RT}$  and  $V_{th(RADJ)}$  parameters.


#### **TYPICAL CHARACTERISTICS**



16 T<sub>J</sub> = 25°C Iq, QUIESCENT CURRENT (mA) 14  $R_{out}$  = 25  $\Omega$ 12 10 8 6 2 0 0 5 10 15 20 25 30 35 40 V<sub>in</sub>, INPUT VOLTAGE (V)

Figure 4. Quiescent Current vs. Temperature

Figure 5. Quiescent Current vs. Input Voltage







Figure 6. Quiescent Current vs. Output Current

Figure 7. Output Voltage Accuracy






Figure 8. Output Voltage vs. Input Voltage

Figure 9. Dropout Voltage vs. Output Current

#### **TYPICAL CHARACTERISTICS**




Figure 10. Dropout Voltage vs. Temperature




Figure 11. Output Current Limit vs. Input Voltage




Figure 12. Output Current Limit vs. Temperature




Figure 13. Output Capacitor ESR Stability Region vs. Output Current




Figure 14. PSRR vs. Frequency





Figure 15. Enable Input Current vs.
Temperature


#### **TYPICAL CHARACTERISTICS**



1.40 HL LSDPGW 1.40 1.36 1.36 1.30 Vin = 13.5 V T<sub>J</sub> = 25°C V<sub>out</sub>, OUTPUT VOLTAGE (V)

Figure 16. Reset Adjust Threshold vs. Temperature

Figure 17. Reset Adjust Threshold vs. Output Voltage






Figure 18. Delay Timing Switching Thresholds vs. Temperature

Figure 19. Reset Delay Charge / Discharge Current vs. Temperature




Figure 20. Watchdog Trigger Time vs. Temperature




Figure 21. Reset Operation Timing Diagram




Figure 22. Watchdog Operation Timing Diagram

#### **DEFINITIONS**

#### General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

#### **Output Voltage**

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

#### Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

#### **Load Regulation**

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

#### **Dropout Voltage**

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

#### **Quiescent and Disable Currents**

Quiescent Current  $(I_q)$  is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator reduces its internal bias and shuts off the output, this term is called the disable current  $(I_{DIS})$ .

#### **Current Limit and Short Circuit Current Limit**

Current Limit is value of output current by which output voltage drops below 96% of its nominal value. It means that the device is capable to supply minimum 200 mA without sending Reset signal to microprocessor.

Short Circuit Current Limit is output current value measured with output of the regulator shorted to ground.

#### **PSRR**

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

#### **Line Transient Response**

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

#### **Load Transient Response**

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

#### **Thermal Protection**

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 177°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

#### **Maximum Package Power Dissipation**

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

#### **APPLICATIONS INFORMATION**

The NCV4263-2C regulator is self-protected with internal thermal shutdown and internal current limit. Typical characteristics are shown in Figures 4 to 22.

#### Input Decoupling (Cin)

A ceramic or tantalum  $0.1~\mu F$  capacitor is recommended and should be connected close to the NCV4263–2C package. Higher capacitance and lower ESR will improve the overall line and load transient response. If extremely fast input voltage transients are expected then appropriate input filter is recommended to use in order to decrease rising and/or falling edges below 50 V/ $\mu$ s for proper operation. The filter can be composed of several capacitors in parallel.

#### Output Decoupling (Cout)

The NCV4263–2C is a stable component and requires a minimum Equivalent Series Resistance (ESR) for the output capacitor. Stability region of ESR versus Output Current is shown in Figure 13. The minimum output decoupling value is  $22~\mu F$  and can be augmented to fulfill stringent load transient requirements. Larger values improve noise rejection and load transient response.

#### **Enable Operation**

The Enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet.

#### **Delay Timing**

The Delay Timing pin is current source. Current from Delay Timing pin charges connected capacitor. The value of this capacitor determines the Reset Delay Time by Equation 1 and Watchdog Trigger Time by Equation 4.

$$C_{D} = \left(\frac{t_{RD\_des}}{t_{RD}}\right) \times 100 \text{ nF}$$
 (eq. 1)

where:

 $\begin{array}{lll} C_D & \text{is capacitance of Delay capacitor} \\ t_{RD\_des} & \text{is desired Reset Delay Time} \\ t_{RD} & \text{is Reset Delay Time specified in} \\ & & \text{datasheet} \end{array}$ 

#### **Reset Operation**

A reset signal is provided on the Reset Output pin to provide feedback to the microprocessor of an out of regulation condition. The timing diagram of reset function is shown in Figure 21. This is in the form of a logic signal on Reset Output. Output voltage conditions below the Reset Threshold causes Reset Output to go low. The Reset Output integrity is maintained down to  $V_{out}$  = 1.0 V. The Reset Output circuitry is open collector output with internal 30 k $\Omega$  pull—up resistor. Leave open this output if the Reset function is not needed else an external pull—up resistor (5.6 k $\Omega$ ) connect to the output ( $V_{out}$ ).

Reset Threshold is default set to 93% of nominal Output Voltage ( $V_{RADJ} = 0 \text{ V}$ ). Reset Threshold can be varied in

range of Output Voltage  $70\% \le V_{out} < V_{RT}$  by external resistor output voltage divider, see schematic on Figure 23 and specification of Reset Output.




Figure 23. Application Schematic with Adjustable Reset Threshold

Desired Reset Threshold is given by Equation 2.

$$V_{RT\_des} = \left(\frac{R_{RADJ1} + R_{RADJ2}}{R_{RADJ2}}\right) \times V_{th(RADJ)}$$
 (eq. 2)

where:

 $\begin{array}{lll} V_{RT\_des} & \text{is desired Reset Threshold} \\ R_{RADJ1}, R_{RADJ2} & \text{are resistance of resistor divider} \\ V_{th(RADJ)} & \text{is Reset Adjust Threshold specified in} \\ & \text{datasheet} \end{array}$ 

Use  $R_{RADJ2} \le 50 \text{ k}\Omega$  to avoid significant Reset Threshold error due to RADJ bias current.

#### **Watchdog Operation**

Watchdog Input monitors a signal from microprocessor. This input is positive edge sensitive. The timing diagram of watchdog function is shown in Figure 22. When watchdog signal is not received during Watchdog Trigger Time, Reset Output goes low for a Watchdog Input Low Time and is periodically generated with period given by Equation 3. Capacitance of Delay capacitor for setting the desired Watchdog Trigger Time is given by Equation 4.

$$t_{WP} = t_{WL} + t_{WTT}$$
 (eq. 3)

$$C_D = \left(\frac{t_{WTT\_des}}{t_{WTT}}\right) \times 100 \text{ nF}$$
 (eq. 4)

where:

 $\begin{array}{lll} C_D & \text{is capacitance of Delay capacitor} \\ t_{WTT\_des} & \text{is desired Watchdog Trigger Time} \\ t_{WTT} & \text{is Watchdog Trigger Time specified in} \\ & \text{datasheet} \end{array}$ 

datasiicci

 $t_{WL}$  is Watchdog Input Low Time  $t_{WP}$  is Watchdog Input Period

#### **Thermal Considerations**

As power in the NCV4263-2C increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent

upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV4263–2C has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV4263–2C can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\theta JA}}$$
 (eq. 5)

Since  $T_J$  is not recommended to exceed 150°C, then the NCV4263–2C soldered on 645 mm², 1 oz copper area, FR4 can dissipate up to 1.3 W in SOIC–14 package and 1.9 W in SOIC–8 EP package, when the ambient temperature ( $T_A$ ) is 25°C. See Figures 24 and 25 for  $R_{\theta JA}$  versus PCB area. The power dissipated by the NCV4263–2C can be calculated from the following equations:

$$P_D \approx V_{in}(I_q@I_{out}) + I_{out}(V_{in} - V_{out})$$
 (eq. 6)

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_{q}}$$
 (eq. 7)

#### **Hints**

 $V_{in}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV4263–2C and make traces as short as possible.




Figure 24. Thermal Resistance vs. PCB Copper Area for SOIC-14




Figure 25. Thermal Resistance vs. PCB Copper Area for SOIC-8 EP

#### **ORDERING INFORMATION**

| Device            | Output Voltage | Marking       | Package                | Shipping <sup>†</sup> |
|-------------------|----------------|---------------|------------------------|-----------------------|
| NCV4263-2CD250R2G | 5.0 V          | NCV4263-2C50G | SOIC-14<br>(Pb-Free)   | 2500 / Tape & Reel    |
| NCV4263-2CPD50R2G | 5.0 V          | V632C5        | SOIC-8 EP<br>(Pb-Free) | 2500 / Tape & Reel    |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



△ 0.10


SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 









- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  - ASME Y14.5M, 1994.
    CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

|     | MILLIN | IETERS   | INC   | HES   |
|-----|--------|----------|-------|-------|
| DIM | MIN    | MAX      | MIN   | MAX   |
| Α   | 1.35   | 1.75     | 0.054 | 0.068 |
| A1  | 0.10   | 0.25     | 0.004 | 0.010 |
| АЗ  | 0.19   | 0.25     | 0.008 | 0.010 |
| b   | 0.35   | 0.49     | 0.014 | 0.019 |
| D   | 8.55   | 8.75     | 0.337 | 0.344 |
| Е   | 3.80   | 4.00     | 0.150 | 0.157 |
| е   | 1.27   | 1.27 BSC |       | BSC   |
| Н   | 5.80   | 6.20     | 0.228 | 0.244 |
| h   | 0.25   | 0.50     | 0.010 | 0.019 |
| L   | 0.40   | 1.25     | 0.016 | 0.049 |
| M   | 0 °    | 7°       | 0 °   | 7°    |

#### **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " ■". may or may not be present.

## - 6.50 -14X

**SOLDERING FOOTPRINT\*** 



DIMENSIONS: MILLIMETERS

C SEATING PLANE

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repos<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | SOIC-14 NB  |   | PAGE 1 OF 2 |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### SOIC-14 CASE 751A-03 ISSUE L

#### DATE 03 FEB 2016

| STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 2:<br>CANCELLED   | STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE  | STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE  |
|---|---|---|---|
| STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE | STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE |

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | SOIC-14 NB  |   | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

## **MECHANICAL CASE OUTLINE**

NOTES 4&5

HIH

TOP VIEW

SIDE VIEW

**BOTTOM VIEW** 

NOTE 6

Е

NOTE 6 B

A1 NOTE 8

0.20 C D

△ 0.10 C D

NOTES 4&5

0.10 C D

8X b NOTES 3&7

**♦** 0.25**№** C A-B D

0.10 C

С

SEATING PLANE





SOIC-8 EP CASE 751AC ISSUE D

**DATE 02 APR 2019** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS

- 2. CONTROLLING DIMENSION: MILLING LERS
  3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.


  4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE
  BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED
  0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR
  PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.


  5. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.


  DIMENSIONS D. AND E1 ADE DETERMINED AT THE OUTERPMOST EYTREMES.
- DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
- 8. A1 IS DEFINED AND CAPPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.

  8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.









|     | MILLIMETERS |      |      |  |
|-----|-------------|------|------|--|
| DIM | MIN.        | NOM  | MAX. |  |
| Α   | 1.35        | 1.55 | 1.75 |  |
| A1  | İ           | 0.05 | 0.10 |  |
| A2  | 1.35        | 1.50 | 1.65 |  |
| b   | 0.31        | 0.41 | 0.51 |  |
| O   | 0.17        | 0.21 | 0.23 |  |
| D   | 4.90 BSC    |      |      |  |
| Е   | 6.00 BSC    |      |      |  |
| E1  | 3.90 BSC    |      |      |  |
| е   | 1.27 BSC    |      |      |  |
| F   | 2.24        | 2.72 | 3.20 |  |
| F1  | 0.15        | 0.20 | 0.25 |  |
| G   | 1.55        | 2.03 | 2.51 |  |
| G1  | 0.41        | 0.46 | 0.51 |  |
| h   | 0.25        | 0.38 | 0.50 |  |
| Г   | 0.40        | 0.84 | 1.27 |  |
| L1  | 1.04 REF    |      |      |  |
| L2  | 0.25 REF    |      |      |  |
| Ø   | 0°          | 4°   | 8°   |  |
|     |             |      |      |  |

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code = Assembly Location Υ = Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON14029D | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | SOIC-8 EP   |   | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.