# **NCV4276C**  $\frac{1}{\sqrt{2\pi}}$

# [Voltage Regulator](https://www.onsemi.com/products/power-management/dc-dc-controllers-converters-regulators/ldo-regulators-linear-voltage-regulators) -<br>Low-Drop

# 400 mA

400 mA The NCV4276C is a 400 mA output current integrated low dropout regulator family designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with 3.3 V, 5.0 V, and adjustable voltage versions available in 2% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and inhibit for control of the state of the output voltage. The NCV4276C family is available in DPAK and  $D^2PAK$  surface mount packages. The output is stable over a wide output capacitance and ESR range. The NCV4276C has improved startup behavior during input voltage transients.

The NCV4276C is pin for pin compatible with NCV4276B.

# **Features**

- 3.3 V, 5.0 V, and Adjustable Voltage Version (from 2.5 V to 20 V) ±2% Output Voltage
- 400 mA Output Current
- 500 mV (max) Dropout Voltage (5.0 V Output)
- Inhibit Input
- Very Low Current Consumption
- Fault Protection
	- ♦ +45 V Peak Transient Voltage
	- ♦ −42 V Reverse Voltage
	- Short Circuit
	- Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These are Pb−Free Devices



# ON Semiconductor®

#### **[www.onsemi.com]( http://www.onsemi.com/)**



A = Assembly Location WL,  $L = W$ afer Lot  $Y = Year$ WW = Work Week G = Pb−Free Device  $XX = 33 (3.3 V)$  $= 50 (5.0 V)$ = AJ (Adj. Voltage)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the ordering information section on page [14](#page-13-0) of this data sheet.









#### **PIN FUNCTION DESCRIPTION**



# **MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. Minimum  $V_1 = 4.5$  V or  $(V_Q + 0.5 V)$ , whichever is higher.

#### **LEAD TEMPERATURE SOLDERING REFLOW** (Note 3)



3. Per IPC / JEDEC J−STD−020C.

## **THERMAL CHARACTERISTICS**



JLx) 3.8 4.3 C/W

## Junction–to–Ambient (R<sub>θJA</sub>,  $\theta$ <sub>JA</sub>)  $\qquad \qquad$  75.1  $\qquad \qquad$  58.5  $\qquad \qquad$  C/W **D2PAK 5−PIN PACKAGE**

Junction−to−Tab (psi−JLx,  $ψ$ JLx)



4. 1 oz. copper, 0.26 inch<sup>2</sup> (168 mm<sup>2</sup>) copper area, 0.062" thick FR4.

5. 1 oz. copper, 1.14 inch<sup>2</sup> (736 mm<sup>2</sup>) copper area, 0.062" thick FR4.

6. 1 oz. copper, 0.373 inch<sup>2</sup> (241 mm<sup>2</sup>) copper area, 0.062" thick FR4.

7. 1 oz. copper, 1.222 inch<sup>2</sup> (788 mm<sup>2</sup>) copper area, 0.062" thick FR4.





Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Measured when the output voltage V<sub>Q</sub> has dropped 100 mV from the nominal valued obtained at V = 13.5 V.<br>9. Guaranteed by design, not tested in production.

<span id="page-4-0"></span>

**Figure 3. Applications Circuit; Fixed Voltage Version**

![](_page_4_Figure_3.jpeg)

C<sub>b</sub>\* – Required if usage of low ESR output capacitor C<sub>Q</sub> is demand, see Regulator Stability Considerations section

**Figure 4. Applications Circuit; Adjustable Voltage Version**

# **TYPICAL PERFORMANCE CHARACTERISTICS**

<span id="page-5-0"></span>![](_page_5_Figure_2.jpeg)

![](_page_5_Figure_3.jpeg)

![](_page_5_Figure_4.jpeg)

**Figure 7. Output Stability with Output Capacitor ESR, Adjustable Version**

![](_page_5_Figure_6.jpeg)

**Figure 6. Output Stability with Output Capacitor ESR, Fixed Versions (5.0 V and 3.3 V)**

![](_page_5_Figure_8.jpeg)

**Figure 8. Output Stability with Output Capacitor ESR, Adjustable Version**

![](_page_6_Figure_1.jpeg)

#### **TYPICAL PERFORMANCE CHARACTERISTICS − Fixed Versions**

#### **TYPICAL PERFORMANCE CHARACTERISTICS − Fixed Versions**

![](_page_7_Figure_2.jpeg)

#### 2.55 5.0 4.5 2.54  $V_1 = 13.5 V$ Iq, QUIESCENT CURRENT (mA) IM, QUIESCENT CURRENT CURRENT CONTINUES VQ, OUTPUT VOLTAGE (V)  $T_J = 25$ °C  $R_L$  = 500  $\Omega$ . 4.0 2.53  $R_L = 20 \Omega$ 3.5 2.52 3.0 2.51 2.5 2.50 2.0 2.49 1.5 2.48 2.47 1.0 2.46 0.5  $2.45$   $-40$ 0 −40 0 40 80 120 160 0 10 20 30 40 5 10 15 20 25 30 35 TJ, JUNCTION TEMPERATURE (°C) V<sub>I</sub>, INPUT VOLTAGE (V) **Figure 22. Quiescent Current vs. Figure 21. Output Voltage vs. Junction Temperature Input Voltage** 0.6 3 0.4 V<sub>Q</sub>, OUTPUT VOLTAGE (V) V<sub>Q</sub>, OUTPUT VOLTDO (V) I<sub>I</sub>, INPUT CURRENT (mA) II, INPUT CURRENT (mA) 0.2 2 0 −0.2 −0.4 1  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$ −0.6  $T_J = 25$ °C  $T_J = 25$ °C  $R_L = 20 \Omega$  $R_L = 6.8 k\Omega$ −0.8 0 −1.0 <u>L</u><br>−50  $-40$   $-30$   $-20$   $-10$  0 10  $\overline{50}$ 1 2 3 4 5 6 7 8 9 10 <sup>—50</sup> −40 −30 −20 −10 0 10 20 30 40 0 1 2 3 4 5 6 7 8 9 10 V<sub>I</sub>, INPUT VOLTAGE (V) V<sub>I</sub>, INPUT VOLTAGE (V)

# **TYPICAL PERFORMANCE CHARACTERISTICS − Adjustable Version**

![](_page_8_Figure_3.jpeg)

# **TYPICAL PERFORMANCE CHARACTERISTICS − Adjustable Version**

![](_page_9_Figure_2.jpeg)

# **Circuit Description**

The NCV4276C is an integrated low dropout regulator that provides a regulated voltage at 400 mA to the output. It is enabled with an input to the inhibit pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 400 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

## **Regulator**

The error amplifier compares the reference voltage to a sample of the output voltage  $(V<sub>O</sub>)$  and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature−stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. See Figure [4](#page-4-0), Test Circuit, for circuit element nomenclature illustration.

# **Regulator Stability Considerations**

The input capacitors  $(C_{11}$  and  $C_{12}$ ) are necessary to stabilize the input impedance to avoid voltage line influences. Using a resistor of approximately 1.0  $\Omega$  in series with  $C_{12}$  can stop potential oscillations caused by stray inductance and capacitance.

The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor  $C_Q$ , shown in Figure [3](#page-4-0), should work for most applications; see also Figures [5](#page-5-0) to [8](#page-5-0) for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figures [5](#page-5-0) to [8](#page-5-0) shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

Minimum ESR for  $C_Q = 10 \mu F$  and 22  $\mu F$  is native ESR of ceramic capacitor with which the fixed output voltage devices are performing stable. Murata ceramic capacitors were used,

GCM32ER71E106KA57 (10 µF, 25V, X7R, 1210),

GRM32ER71E226ME15 (22 µF, 25V, X7R, 1210).

# **Calculating Bypass Capacitor**

If usage of low ESR ceramic capacitors is demand in case of Adjustable Regulator, connect the bypass capacitor  $C_b$ between Voltage Adjust pin and Q pin according to Applications circuit at Figure 4.

Parallel combination of bypass capacitor  $C_b$  with the feedback resistor  $R_1$  contributes in the device transfer function as an additional zero and affects the device loop stability, therefore its value must be optimized. Attention to the Output Capacitor value and its ESR must be paid. See also Stability in High Speed Linear LDO Regulators Application Note, AND8037/D for more information.

Optimal value of bypass capacitor is given by following expression

$$
C_{b} = \frac{1}{2 \times \pi \times f_{z} \times R_{1}} \cdot (F)
$$

where

 $R_1$  = the upper feedback resistor

 $f<sub>z</sub>$  = the frequency of the zero added into the device transfer function by  $R_1$  and  $C_b$  external components.

Set the  $R_1$  resistor according to output voltage requirement. Chose the  $f<sub>z</sub>$  with regard on the output capacitance  $C<sub>O</sub>$ , refer to the table below.

![](_page_10_Picture_484.jpeg)

Ceramic capacitors and its part numbers listed bellow have been used as low ESR output capacitors  $C<sub>O</sub>$  from the table above to define the frequency ranges of additional zero required for stability.

GCM32ER71E106KA57 (10 µF, 25V, X7R, 1210) GRM32ER71E226ME15 (22 µF, 25V, X7R, 1210) GRM32ER61C476ME15 (47 µF, 16 V, X5R, 1210)

## **Inhibit Input**

The inhibit pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 1.8 V, the output of the regulator will be turned off. When the voltage on the Inhibit pin is greater than 2.8 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The inhibit pin may be connected directly to the input pin to give constant enable to the output regulator.

# **Setting the Output Voltage (Adjustable Version)**

The output voltage range of the adjustable version can be set between 2.5 V and 20 V. This is accomplished with an external resistor divider feeding back the voltage to the IC back to the error amplifier by the voltage adjust pin VA. The internal reference voltage is set to a temperature stable reference of 2.5 V.

The output voltage is calculated from the following formula. Ignoring the bias current into the VA pin:

$$
V_Q = [(R1 + R2) * V_{ref}]/R2
$$

Use R2 < 50 k to avoid significant voltage output errors due to VA bias current.

Connecting VA directly to Q without R1 and R2 creates an output voltage of 2.5 V.

Designers should consider the tolerance of R1 and R2 during the design phase.

The input voltage range for operation (pin 1) of the adjustable version is between  $(V<sub>O</sub> + 0.5 V)$  and 40 V. Internal bias requirements dictate a minimum input voltage of 4.5 V. The dropout voltage for output voltages less than 4.0 V is  $(4.5 V - V<sub>O</sub>)$ .

# **Calculating Power Dissipation in a Single Output Linear Regulator**

The maximum power dissipation for a single output regulator (Figure 29) is:

$$
PD(max) = [VI(max) - VQ(min)]IQ(max)
$$
  
+ VI(max)Iq (1)

where

![](_page_11_Picture_358.jpeg)

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R<sub>0JA</sub>$  can be calculated:

$$
R_{\theta JA} = \frac{150^{\circ}C - T_A}{P_D}
$$
 (2)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R<sub>0JA</sub>$  less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

![](_page_11_Figure_17.jpeg)

#### **Figure 29. Single Output Regulator with Key Performance Parameters Labeled**

#### **Heatsinks**

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R<sub>HJA</sub>$ :

$$
R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA \tag{3}
$$

where

![](_page_11_Picture_359.jpeg)

 $R_{\text{BJC}}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it too is a function of package type.  $R_{\theta CS}$  and  $R<sub>0</sub>SA$  are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D.

![](_page_12_Figure_1.jpeg)

**Figure 32. Single−Pulse Heating Curves, DPAK 5−Lead**

![](_page_12_Figure_3.jpeg)

**Figure 33. Single−Pulse Heating Curves, D2PAK 5−Lead**

<span id="page-13-0"></span>![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

## **ORDERING INFORMATION**

![](_page_13_Picture_339.jpeg)

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

![](_page_14_Picture_2.jpeg)

![](_page_14_Figure_3.jpeg)

**SCALE 1:1**

**DPAK−5, CENTER LEAD CROP** CASE 175AA ISSUE B

**Z**

DATE 15 MAY 2014

**−T− SEATING PLANE B C E V** → R **R1 A S 1234 5 U** םכ πт **K F J L H D 5 PL G**  $\Leftrightarrow$  $0.13 (0.005) \circledR \mid T$ 

#### **SOLDERING FOOTPRINT\* RECOMMENDED**

![](_page_14_Figure_8.jpeg)

\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

![](_page_14_Picture_408.jpeg)

#### **GENERIC MARKING DIAGRAMS\***

![](_page_14_Figure_14.jpeg)

\*This information is generic. Please refer to device data sheet for actual part marking. device data sheet tor actual part markii<br>Pb−Free indicator, "G" or microdot " ■", may or may not be present.

![](_page_14_Picture_409.jpeg)

![](_page_15_Picture_2.jpeg)

![](_page_15_Figure_3.jpeg)

**DOCUMENT NUMBER: 98ASH01006A DESCRIPTION:** Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **D2PAK 5−LEAD PAGE 1 OF 1**

ON Semiconductor and **all are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula

or may not be present. Some products may

not follow the Generic Marking.