NCV4276C

Voltage Regulator - Low-Drop

400 mA

The NCV4276C is a 400 mA output current integrated low dropout regulator family designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with 3.3 V, 5.0 V, and adjustable voltage versions available in 2% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and inhibit for control of the state of the output voltage. The NCV4276C family is available in DPAK and D^2PAK surface mount packages. The output is stable over a wide output capacitance and ESR range. The NCV4276C has improved startup behavior during input voltage transients.

The NCV4276C is pin for pin compatible with NCV4276B.

Features

- 3.3 V, 5.0 V, and Adjustable Voltage Version (from 2.5 V to 20 V) ±2% Output Voltage
- 400 mA Output Current
- 500 mV (max) Dropout Voltage (5.0 V Output)
- Inhibit Input
- Very Low Current Consumption
- Fault Protection
  - +45 V Peak Transient Voltage
  - −42 V Reverse Voltage
  - Short Circuit
  - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These are Pb−Free Devices

ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



DPAK
5−PIN
DT SUFFIX
CASE 175AA





D^2PAK
5−PIN
DS SUFFIX
CASE 936A



*Tab is connected to Pin 3 on all packages.

A	= Assembly Location
WL, L	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb−Free Device
XX	= 33 (3.3 V) = 50 (5.0 V) = AJ (Adj. Voltage)

ORDERING INFORMATION

See detailed ordering and shipping information in the ordering information section on page 14 of this data sheet.



Figure 1. NCV4276C Block Diagram



Figure 2. NCV4276C Adjustable Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Description
1	I	Input; Battery Supply Input Voltage.
2	INH	Inhibit; Set low−to inhibit.
3	GND	Ground; Pin 3 internally connected to heatsink.
4	NC / VA	Not connected for fixed voltage version / Voltage Adjust Input for adjustable voltage version; use an external voltage divider to set the output voltage
5	Q	Output: Bypass with a capacitor to GND. See Figures 3 to 8 and Regulator Stability Considerations section.

MAXIMUM RATINGS

Rating		Symbol	Min	Max	Unit
Input Voltage		V_I	−42	45	V
Input Peak Transient Voltage		V_I	−	45	V
Inhibit INH Voltage		V_{INH}	−42	45	V
Voltage Adjust Input VA		V_{VA}	−0.3	10	V
Output Voltage		V_Q	−1.0	40	V
Ground Current		I_q	−	100	mA
Input Voltage Operating Range (Note 1)		V_I	V_Q + 0.5 V or 4.5 V (Note 2)	40	V
ESD Susceptibility	(Human Body Model) (Machine Model) (Charged Device Model)	− − −	4.0 250 1.25	− − −	kV V kV
Junction Temperature		T_J	−40	150	°C
Storage Temperature		T_{stg}	−50	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
2. Minimum V_I = 4.5 V or (V_Q + 0.5 V), whichever is higher.

LEAD TEMPERATURE SOLDERING REFLOW (Note 3)

Lead Temperature Soldering	T_{SLD}			°C
Reflow (SMD styles only), Leaded, 60−150 s above 183, 30 s max at peak		−	240	
Reflow (SMD styles only), Lead Free, 60−150 s above 217, 40 s max at peak		−	265	
Wave Solder (through hole styles only), 12 sec max		−	310	

3. Per IPC / JEDEC J−STD−020C.

THERMAL CHARACTERISTICS

Characteristic	Test Conditions (Typical Value)		Unit
DPAK 5−PIN PACKAGE			
	Min Pad Board (Note 4)	**1″ Pad Board** (Note 5)	
Junction−to−Tab (psi−JLx, ψ_{JLx})	3.8	4.3	C/W
Junction−to−Ambient ($R_{\theta JA}$, θ_{JA})	75.1	58.5	C/W
D^2PAK 5−PIN PACKAGE			
	0.4 sq. in. Spreader Board (Note 6)	**1.2 sq. in. Spreader Board** (Note 7)	
Junction−to−Tab (psi−JLx, ψ_{JLx})	5.4	5.4	C/W
Junction−to−Ambient ($R_{\theta JA}$, θ_{JA})	54.2	43.3	C/W

4. 1 oz. copper, 0.26 $inch^2$ (168 mm^2) copper area, 0.062″ thick FR4.
5. 1 oz. copper, 1.14 $inch^2$ (736 mm^2) copper area, 0.062″ thick FR4.
6. 1 oz. copper, 0.373 $inch^2$ (241 mm^2) copper area, 0.062″ thick FR4.
7. 1 oz. copper, 1.222 $inch^2$ (788 mm^2) copper area, 0.062″ thick FR4.

ELECTRICAL CHARACTERISTICS (V_I = 13.5 V; –40°C < T_J < 150°C; unless otherwise noted.)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
OUTPUT						
Output Voltage, 5.0 V Version	V_Q	5.0 mA < I_Q < 400 mA, 6.0 V < V_I < 28 V	4.9	5.0	5.1	V
Output Voltage, 5.0 V Version	V_Q	5.0 mA < I_Q < 200 mA, 6.0 V < V_I < 40 V	4.9	5.0	5.1	V
Output Voltage, 3.3 V Version	V_Q	5.0 mA < I_Q < 400 mA, 4.5 V < V_I < 28 V	3.234	3.3	3.366	V
Output Voltage, 3.3 V Version	V_Q	5.0 mA < I_Q < 200 mA, 4.5 V < V_I < 40 V	3.234	3.3	3.366	V
Output Voltage, Adjustable Version	AV_Q	5.0 mA < I_Q < 400 mA V_Q+1 < V_I < 40 V V_I > 4.5 V	–2%	–	+2%	V
Output Current Limitation	I_Q	V_Q = 90% V_{QTYP} (V_{QTYP} = 2.5 V for ADJ version)	400	600	1100	mA
Quiescent Current (Sleep Mode) $I_q = I_I - I_Q$	I_q	V_{INH} = 0 V	–	–	10	μA
Quiescent Current, $I_q = I_I - I_Q$	I_q	I_Q = 1.0 mA	–	95	200	μA
Quiescent Current, $I_q = I_I - I_Q$	I_q	I_Q = 250 mA	–	5	15	mA
Quiescent Current, $I_q = I_I - I_Q$	I_q	I_Q = 400 mA	–	10	35	mA
Dropout Voltage, Adjustable Version	V_{DR}	I_Q = 250 mA, $V_{DR} = V_I - V_Q$ V_I > 4.5 V	–	250	500	mV
Dropout Voltage (5.0 V Version)	V_{DR}	I_Q = 250 mA (Note 8)	–	250	500	mV
Load Regulation	$\Delta V_{Q,LO}$	I_Q = 5.0 mA to 400 mA	–	3.0	20	mV
Line Regulation	ΔV_Q	ΔV_I = 12 V to 32 V, I_Q = 5.0 mA	–	4.0	15	mV
Power Supply Ripple Rejection	PSRR	f_r = 100 Hz, V_r = 0.5 V_{PP}	–	70	–	dB
INHIBIT						
Inhibit Voltage, Output High	V_{INH}	$V_Q \geq V_{QMIN}$	–	2.3	2.8	V
Inhibit Voltage, Output Low (Off)	V_{INH}	$V_Q \leq$ 0.1 V	1.8	2.2	–	V
Input Current	I_{INH}	V_{INH} = 5.0 V	5.0	10	20	μA
THERMAL SHUTDOWN						
Thermal Shutdown Temperature (Note 9)	T_{SD}	I_Q = 5.0 mA	150	–	210	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Measured when the output voltage V_Q has dropped 100 mV from the nominal valued obtained at V = 13.5 V.
9. Guaranteed by design, not tested in production.



Figure 3. Applications Circuit; Fixed Voltage Version



C_b* – Required if usage of low ESR output capacitor C_Q is demand, see Regulator Stability Considerations section

Figure 4. Applications Circuit; Adjustable Voltage Version

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Output Stability with Output Capacitor ESR, Fixed Versions (5.0 V and 3.3 V)



Figure 6. Output Stability with Output Capacitor ESR, Fixed Versions (5.0 V and 3.3 V)



Figure 7. Output Stability with Output Capacitor ESR, Adjustable Version



Figure 8. Output Stability with Output Capacitor ESR, Adjustable Version

TYPICAL PERFORMANCE CHARACTERISTICS – Fixed Versions



Figure 9. Output Voltage vs. Junction Temperature, 5.0 V Version



Figure 10. Output Voltage vs. Junction Temperature, 3.3 V Version



Figure 11. Quiescent Current vs. Input Voltage, 5.0 V Version



Figure 12. Quiescent Current vs. Input Voltage, 3.3 V Version



Figure 13. Output Voltage vs. Input Voltage, 5.0 V Version



Figure 14. Output Voltage vs. Input Voltage, 3.3 V Version

TYPICAL PERFORMANCE CHARACTERISTICS – Fixed Versions



Figure 15. Input Current vs. Input Voltage, 5.0 V Version



Figure 16. Input Current vs. Input Voltage, 3.3 V Version



Figure 17. Dropout Voltage vs. Output Current, Only 5 V Version



Figure 18. Maximum Output Current vs. Input Voltage



Figure 19. Quiescent Current vs. Output Current (High Load)



Figure 20. Quiescent Current vs. Output Current (Low Load)

TYPICAL PERFORMANCE CHARACTERISTICS – Adjustable Version



Figure 21. Output Voltage vs. Junction Temperature



Figure 22. Quiescent Current vs. Input Voltage



Figure 23. Output Voltage vs. Input Voltage



Figure 24. Input Current vs. Input Voltage

TYPICAL PERFORMANCE CHARACTERISTICS – Adjustable Version



Figure 25. Dropout Voltage vs. Output Current, Output Voltage set to 5.0 V



Figure 26. Maximum Output Current vs. Input Voltage



Figure 27. Quiescent Current vs. Output Current (High Load)



Figure 28. Quiescent Current vs. Output Current (Low Load)

Circuit Description

The NCV4276C is an integrated low dropout regulator that provides a regulated voltage at 400 mA to the output. It is enabled with an input to the inhibit pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 400 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_Q) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature−stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. See Figure 4, Test Circuit, for circuit element nomenclature illustration.

Regulator Stability Considerations

The input capacitors (C_{I1} and C_{I2}) are necessary to stabilize the input impedance to avoid voltage line influences. Using a resistor of approximately 1.0 Ω in series with C_{I2} can stop potential oscillations caused by stray inductance and capacitance.

The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information.

The value for the output capacitor C_Q, shown in Figure 3, should work for most applications; see also Figures 5 to 8 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figures 5 to 8 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

Minimum ESR for C_Q = 10 μF and 22 μF is native ESR of ceramic capacitor with which the fixed output voltage devices are performing stable. Murata ceramic capacitors were used,

GCM32ER71E106KA57 (10 μF, 25V, X7R, 1210),

GRM32ER71E226ME15 (22 μF, 25V, X7R, 1210).

Calculating Bypass Capacitor

If usage of low ESR ceramic capacitors is demand in case of Adjustable Regulator, connect the bypass capacitor C_b between Voltage Adjust pin and Q pin according to Applications circuit at Figure 4.

Parallel combination of bypass capacitor C_b with the feedback resistor R_1 contributes in the device transfer function as an additional zero and affects the device loop stability, therefore its value must be optimized. Attention to the Output Capacitor value and its ESR must be paid. See also Stability in High Speed Linear LDO Regulators Application Note, AND8037/D for more information.

Optimal value of bypass capacitor is given by following expression

$$C_b = \frac{1}{2 \times \pi \times f_z \times R_1} \cdot (F)$$

where

R_1 = the upper feedback resistor

f_z = the frequency of the zero added into the device transfer function by R_1 and C_b external components.

Set the R_1 resistor according to output voltage requirement. Chose the f_z with regard on the output capacitance C_Q, refer to the table below.

C_Q (μF)	10	22	47
f_z Range (kHz)	16 – 18	11 – 18	8 – 18

Ceramic capacitors and its part numbers listed bellow have been used as low ESR output capacitors C_Q from the table above to define the frequency ranges of additional zero required for stability.

GCM32ER71E106KA57 (10 μF, 25V, X7R, 1210)

GRM32ER71E226ME15 (22 μF, 25V, X7R, 1210)

GRM32ER61C476ME15 (47 μF, 16 V, X5R, 1210)

Inhibit Input

The inhibit pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 1.8 V, the output of the regulator will be turned off. When the voltage on the Inhibit pin is greater than 2.8 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The inhibit pin may be connected directly to the input pin to give constant enable to the output regulator.

Setting the Output Voltage (Adjustable Version)

The output voltage range of the adjustable version can be set between 2.5 V and 20 V. This is accomplished with an external resistor divider feeding back the voltage to the IC back to the error amplifier by the voltage adjust pin VA.

The internal reference voltage is set to a temperature stable reference of 2.5 V.

The output voltage is calculated from the following formula. Ignoring the bias current into the VA pin:

$$V_Q = [(R1 + R2) * V_{ref}]/R2$$

Use R2 < 50 k to avoid significant voltage output errors due to VA bias current.

Connecting VA directly to Q without R1 and R2 creates an output voltage of 2.5 V.

Designers should consider the tolerance of R1 and R2 during the design phase.

The input voltage range for operation (pin 1) of the adjustable version is between (V_Q + 0.5 V) and 40 V. Internal bias requirements dictate a minimum input voltage of 4.5 V. The dropout voltage for output voltages less than 4.0 V is (4.5 V − V_Q).

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 29) is:

$$P_{D(max)} = [V_{I(max)} - V_{Q(min)}]I_{Q(max)} + V_{I(max)}I_q \quad (1)$$

where

$V_{I(max)}$	is the maximum input voltage,
$V_{Q(min)}$	is the minimum output voltage,
$I_{Q(max)}$	is the maximum output current for the application,
I_q	is the quiescent current the regulator consumes at $I_{Q(max)}$.

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\theta JA} = \frac{150^oC - T_A}{P_D} \quad (2)$$

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$ less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.



Figure 29. Single Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where

$R_{\theta JC}$	is the junction−to−case thermal resistance,
$R_{\theta CS}$	is the case−to−heatsink thermal resistance,
$R_{\theta SA}$	is the heatsink−to−ambient thermal resistance.

$R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D.



Figure 30. $R_{\theta JA}$ vs. Copper Spreader Area, DPAK 5−Lead



Figure 31. $R_{\theta JA}$ vs. Copper Spreader Area, D^2PAK 5−Lead



Figure 32. Single−Pulse Heating Curves, DPAK 5−Lead



Figure 33. Single−Pulse Heating Curves, D^2PAK 5−Lead



Figure 34. Duty Cycle for 1″ Spreader Boards, DPAK 5−Lead



Figure 35. Duty Cycle for 1″ Spreader Boards, D²PAK 5−Lead

ORDERING INFORMATION

Device	Output Voltage Accuracy	Output Voltage	Package	Shipping†
NCV4276CDT33RKG	2%	3.3 V	DPAK, 5−Pin (Pb−Free)	2500 / Tape & Reel
NCV4276CDS33R4G			D²PAK, 5−Pin (Pb−Free)	800 / Tape & Reel
NCV4276CDT50RKG		5.0 V	DPAK, 5−Pin (Pb−Free)	2500 / Tape & Reel
NCV4276CDS50R4G			D²PAK, 5−Pin (Pb−Free)	800 / Tape & Reel
NCV4276CDTADJRKG		Adjustable	DPAK, 5−Pin (Pb−Free)	2500 / Tape & Reel
NCV4276CDTADJT5G			DPAK, 5−Pin (Pb−Free)	2500 / Tape & Reel
NCV4276CDSADJR4G			D²PAK, 5−Pin (Pb−Free)	800 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



DPAK−5, CENTER LEAD CROP
CASE 175AA
ISSUE B

DATE 15 MAY 2014

SCALE 1:1



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.22
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.020	0.028	0.51	0.71
E	0.018	0.023	0.46	0.58
F	0.024	0.032	0.61	0.81
G	0.180 BSC		4.56 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.045 BSC		1.14 BSC	
R	0.170	0.190	4.32	4.83
R1	0.185	0.210	4.70	5.33
S	0.025	0.040	0.63	1.01
U	0.020	−−−	0.51	−−−
V	0.035	0.050	0.89	1.27
Z	0.155	0.170	3.93	4.32

RECOMMENDED SOLDERING FOOTPRINT*



SCALE 4:1 (mm / inches)

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAMS*



IC **Discrete**

XXXXXX	= Device Code
A	= Assembly Location
L	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

DOCUMENT NUMBER:	**98AON12855D**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**DPAK−5 CENTER LEAD CROP**	**PAGE 1 OF 1**

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



D²PAK 5−LEAD
CASE 936A−02
ISSUE E

DATE 28 JUL 2021

SCALE 1:1



TOP VIEW



SIDE VIEW
DUAL GUAGE CONSTRUCTION



BOTTOM VIEW



SIDE VIEW
SINGLE GUAGE CONSTRUCTION



DETAIL C
TIP LEADFORM
ROTATED 90° CW



BOTTOM VIEW
OPTIONAL CONSTRUCTIONS

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCHES
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 4.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

	INCHES		MILLIMETERS	
DIM	MIN.	MAX.	MIN.	MAX.
A	0.396	0.403	9.804	10.236
B	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
ED	0.045	0.055	1.143	1.397
ES	0.018	0.026	0.457	0.660
G	0.067 BSC		1.702 BSC	
H	0.539	0.579	13.691	14.707
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	0°	8°	0°	8°
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	



RECOMMENDED
MOUNTING FOOTPRINT *

* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
A	= Assembly Location
WL	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98ASH01006A**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**D2PAK 5−LEAD**	**PAGE 1 OF 1**