# **Voltage Regulator** - Low Dropout, Power Fail

## 30 mA

The NCV4295C is a monolithic integrated low dropout voltage regulator with an output current capability of 30 mA available in the TSOP-5 package.

The output voltage is accurate within  $\pm 4.0\%$  with a maximum dropout voltage of 250 mV with an input up to 45 V. Low quiescent current is a feature typically drawing only 160  $\mu A$  with a 1 mA load. The Power Fail output is driven to low level in case of the output undervoltage. This part is ideal for automotive and all battery operated microprocessor equipment.

The regulator is protected against reverse battery, short circuit and thermal overload conditions.

#### **Features**

- Output Voltage Options: 3.3 V, 5.0 V
- Output Voltage Accuracy: ±4.0%
- Output Current: up to 30 mA
- Low Quiescent Current (typ. 160 μA @ 1 mA)
- Low Dropout Voltage (typ. 65 mV @ 20 mA)
- Wide Input Voltage Operating Range: up to 45 V
- Power Fail Output
- Protection Features:
  - Current Limitation
  - ◆ Thermal Shutdown
  - Reverse Polarity Protection and Reverse Bias Protection
- AEC-Q100 Grade 1 Qualified and PPAP Capable
- This is a Pb-Free Device

#### **Typical Applications**

• Microprocessor Systems Power Supply





Figure 1. Applications Circuit



## ON Semiconductor®

www.onsemi.com



XXX = Specific Device Code

A = Assembly Location


= Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### PIN CONNECTIONS



### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 10 of this data sheet.




Figure 2. Simplified Block Diagram

#### PIN FUNCTION DESCRIPTION

Pin No. TSOP-5	Pin Name	Description
1	PF	Power Fail Output. Low state for output undervoltage.
2	GND	Power Supply Ground.
3	V <sub>in</sub>	Unregulated Positive Power Supply Input. Connect 0.1 μF capacitor to ground.
4	V <sub>out</sub>	Regulated Positive Output Voltage. Connect 2.2 $\mu F$ capacitor with ESR < 7 $\Omega$ to ground.
5	GND	Power Supply Ground.

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Min	Max	Unit
Input Voltage DC (Note 1) DC	V <sub>in</sub>	-42	45	V
Input Voltage (Note 2) Load Dump – Suppressed	Us	-	60	V
Output Voltage	V <sub>out</sub>	-6	30	V
Power Fail Output Voltage DC	V <sub>PF</sub>	-0.3	45	V
Power Fail Output Current Range DC	l <sub>PF</sub>	-0.5	-	mA
Maximum Junction Temperature	T <sub>J(max)</sub>	-40	150	°C
Storage Temperature	T <sub>STG</sub>	-50	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class A according to ISO16750-1.

#### **ESD CAPABILITY** (Note 3)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD <sub>HBM</sub>	-2	2	kV

 This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes <50mm² due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2014.

## LEAD SOLDERING TEMPERATURE AND MSL (Note 4)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level	MSL	1		-

<sup>4.</sup> For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

## THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, TSOP-5			°C/W
Thermal Resistance, Junction-to-Air (Note 5)	$R_{\theta JA}$	136.2	

<sup>5.</sup> Values based on copper area of 645 mm<sup>2</sup> (or 1 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

## **RECOMMENDED OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 6)	V <sub>in</sub>	V <sub>out, nom</sub> + 0.5 or 3.5	45	V
Junction Temperature	TJ	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Minimum V<sub>in</sub> = V<sub>out, nom</sub> + 0.5 or 3.5, whichever is higher.

## **ELECTRICAL CHARACTERISTICS**

 $V_{in} = 13.5 \text{ V}, C_{in} = 0.1 \text{ } \mu\text{F}, C_{out} = 2.2 \text{ } \mu\text{F}, for typical values } T_{J} = 25^{\circ}\text{C}, for min/max values } T_{J} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}; unless otherwise noted.}$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
REGULATOR OUTPUT		•		•		
Output Voltage 5.0 V 3.3 V	$\begin{aligned} &V_{in} = 13.5 \text{ V, } I_{out} = 1 \text{ mA to } 30 \text{ mA} \\ &V_{in} = 6 \text{ V to } 40 \text{ V, } I_{out} = 10 \text{ mA} \\ &V_{in} = 13.5 \text{ V, } I_{out} = 1 \text{ mA to } 30 \text{ mA} \\ &V_{in} = 4.3 \text{ V to } 40 \text{ V, } I_{out} = 10 \text{ mA} \end{aligned}$	V <sub>out</sub>	4.80 4.80 3.17 3.17	5.00 5.00 3.30 3.30	5.20 5.20 3.43 3.43	V
Line Regulation	$V_{in}$ = $V_{in, min}$ to 36 V, $I_{out}$ = 5 mA, $T_J$ = 25°C $V_{in}$ = $V_{in, min}$ to 36 V, $I_{out}$ = 5 mA	Reg <sub>line</sub>	- -	5 10	20 30	mV
Load Regulation	I <sub>out</sub> = 1 mA to 25 mA, T <sub>J</sub> = 25°C I <sub>out</sub> = 1 mA to 25 mA	Reg <sub>load</sub>	- -	3 10	20 30	mV
Dropout Voltage (Note 8)	I <sub>out</sub> = 20 mA	$V_{DO}$	-	65	250	mV
QUIESCENT CURRENT						
Quiescent Current, $I_q = I_{in} - I_{out}$	I <sub>out</sub> < 0.1 mA, T <sub>J</sub> < 85°C I <sub>out</sub> < 1 mA I <sub>out</sub> < 30 mA	Iq	- - -	150 160 0.8	170 200 4	μΑ μΑ mA
CURRENT LIMIT PROTECTION						
Current Limit	V <sub>out</sub> = V <sub>out, nom</sub> – 100 mV	I <sub>LIM</sub>	30	_	_	mA
PSRR						
Power Supply Ripple Rejection	f = 100 Hz, 0.5 V <sub>pp</sub>	PSRR	-	60	-	dB
POWER FAIL						
Power Fail Switching Threshold 5.0 V 3.3 V		V <sub>out, PF</sub>	- -	4.86 3.20	- -	V
Power Fail Headroom 5.0 V 3.3 V		V <sub>out, nom</sub> - V <sub>out, PF</sub>	50 33	140 100	300 200	mV
Power Fail Low Voltage	I <sub>PF</sub> = 0.1 mA	V <sub>PF, low</sub>	-	10	50	mV
Power Fail Pull-up	Internally connected to V <sub>out</sub>	R <sub>PF</sub>	70	100	130	kΩ
THERMAL SHUTDOWN				•		
Thermal Shutdown Temperature (Note 9)		T <sub>SD</sub>	151	175	195	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>7.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T<sub>A</sub> ≈T<sub>J</sub>. Low duty cycle

pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
 Measured when output voltage falls 100 mV below the regulated voltage at V<sub>in</sub> = 13.5 V. If V<sub>out</sub> < 5 V, then V<sub>DO</sub> = V<sub>in</sub> - V<sub>out</sub>. Maximum dropout voltage value is limited by minimum input voltage V<sub>in</sub> = V<sub>out</sub>, nom + 0.5 V recommended for guaranteed operation at maximum output current.
 Values based on design and/or characterization.

#### **TYPICAL CHARACTERISTICS - 5.0 V VERSION**




Figure 3. Output Stability with Output **Capacitor ESR** 




Figure 4. Output Voltage vs. Junction **Temperature** 





Figure 6. Dropout Voltage vs. Output Current

Figure 7. Maximum Output Current vs. Input Voltage

9 10


## **TYPICAL CHARACTERISTICS - 5.0 V VERSION**



300 (Vi) LOURENT (MA) 200 (Vin = 13.5 V - TJ = 25°C - 100, OUTPUT CURRENT (MA)

Figure 8. Quiescent Current vs. Output Current (High Load)

Figure 9. Quiescent Current vs. Output Current (Low Load)






Figure 10. Quiescent Current vs. Input Voltage

Figure 11. Power Fail Threshold Voltage vs. Junction Temperature

#### **TYPICAL CHARACTERISTICS - 3.3 V VERSION**




Figure 12. Output Stability with Output **Capacitor ESR** 




Figure 13. Output Voltage vs. Junction **Temperature** 




Figure 15. Maximum Output Current vs. Input Voltage

Figure 16. Quiescent Current vs. Input Voltage

10

## **TYPICAL CHARACTERISTICS - 3.3 V VERSION**




Figure 19. Power Fail Threshold Voltage vs. Junction Temperature

Figure 20.  $R_{\theta JA}$  vs. PCB Cu Area

#### **DEFINITIONS**

#### General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

#### **Output Voltage**

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

#### Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

#### **Load Regulation**

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

#### **Dropout Voltage**

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

#### **Quiescent and Disable Currents**

Quiescent Current  $(I_q)$  is the difference between the input current (measured through the LDO input pin) and the output load current.

#### **Current Limit**

Current Limit is value of output current by which output voltage drops 100 mV below its nominal value. It means that the device is capable to supply minimum 30 mA without sending Power Fail signal to microprocessor.

#### **PSRR**

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

#### **Thermal Protection**

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

## **Maximum Package Power Dissipation**

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

#### NCV42950

#### APPLICATIONS INFORMATION

The NCV4295C low dropout regulator is self-protected with internal thermal shutdown and internal current limit. Typical characteristics are shown in Figure 3 to Figure 20.

#### Input Decoupling (Cin)

A ceramic or tantalum  $0.1~\mu F$  capacitor is recommended and should be connected close to the NCV4295C package. Higher capacitance and lower ESR will improve the overall line and load transient response.

#### Output Decoupling (Cout)

The NCV4295C is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. Stability region of ESR vs. Output Current is shown in Figures 3 and 12. The minimum output decoupling value is 2.2  $\mu F$  and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load transient response.

#### **Power Fail Operation**

A Power Fail signal is provided on the Power Fail Output (PF) pin to provide feedback to the microprocessor of an out of regulation condition. The power fail threshold vs. Junction Temperature diagrams for each voltage option are shown in Figures 11 and 19. This is in the form of a logic signal on PF. Output voltage conditions below the Power Fail threshold cause PF to go low. The Power Fail Output (PF) circuitry includes internal pull–up connected to the output (Vout) No external pull–up is necessary.

#### **Thermal Considerations**

As power in the NCV4295C increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent

upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV4295C has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV4295C can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{H,IA}}$$
 (eq. 1)

Since  $T_J$  is not recommended to exceed 150°C, then the NCV4295C soldered on 645 mm<sup>2</sup>, 1 oz copper area, FR4 can dissipate up to 0.92 W when the ambient temperature ( $T_A$ ) is 25°C. See Figure 20 for  $R_{thJA}$  versus PCB area. The power dissipated by the NCV4295C can be calculated from the following equations:

$$P_D \approx V_{in}(I_q@I_{out}) + I_{out}(V_{in} - V_{out})$$
 (eq. 2)

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_{q}}$$
 (eq. 3)

#### Hints

 $V_{in}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV4295C and make traces as short as possible. For better EMC performance on PF pin it is recommended to use additional decoupling 10 nF ceramic capacitor connected between PF and GND.

#### **ORDERING INFORMATION**


Device	Marking	Package	Shipping <sup>†</sup>
NCV4295CSN50T1G	55V	TSOP-5	3000 / Tape & Reel
NCV4295CSN33T1G	53V	(Pb-Free)	3000/ Tape & neer

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



TSOP-5 **CASE 483 ISSUE N** 

**DATE 12 AUG 2020** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE
  MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A. OPTIONAL CONSTRUCTION: AN ADDITIONAL
- TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.85	3.15	
В	1.35	1.65	
C	0.90	1.10	
D	0.25	0.50	
G	0.95	BSC	
Н	0.01	0.10	
J	0.10	0.26	
K	0.20	0.60	
М	0 °	10 °	
S	2.50	3.00	

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***





XXX = Specific Device Code XXX = Specific Device Code

= Assembly Location = Date Code

= Year = Pb-Free Package

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	TSOP-5		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.