NCV48220 $\frac{1}{\sqrt{2\pi}}$

LDO Regulator - Very Low
Quiescent Current, Charge Pump Boost Converter Pump Boost Converter

The NCV48220 is very low quiescent current 150 mA LDO regulator with integrated battery voltage charge pump boost converter for automotive applications requiring full functionality during battery voltage drop events (e.g. cranking). The NCV48220 require very low number of external components. Very low quiescent current as low as 35 µA typical for NCV48220 makes it suitable for applications permanently connected to battery requiring very low quiescent current. The Enable function can be used for further decrease of quiescent current down to 1 µA. The NCV48220 contains protection functions as current limit, thermal shutdown and reverse bias current protection.

Features

- Output Voltage: 5 V
- LDO Output Current: up to 150 mA
- Very Wide Input Voltage Operation Range: from 3 V to 40 V
- Very Low Quiescent Current: typ 35 µA
- \bullet Enable Function (1.0 µA max quiescent current when disabled)
- Microprocessor Compatible Control Functions:
	- ♦ Reset Output
- AEC−Q100 Grade 1 Qualified and PPAP Capable
- Protection Features:
	- ♦ Current Limitation
	- Thermal Shutdown
	- ♦ Reverse Bias Output Current
- This is a Pb−Free Device

Typical Applications

- Stop−Start Applications
- Instruments and Clusters
- Infotainment

ON Semiconductor®

www.onsemi.com

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [14](#page-13-0) of this data sheet.

Figure 2. Simplified Block Diagram

Figure 3. Pin Connections (Top Views)

Table 1. PIN FUNCTION DESCRIPTION

MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. Load Dump Test B (with centralized load dump suppression) according to ISO16750−2 standard. Guaranteed by design. Not tested in production. Passed Class A according to ISO16750−1.

ESD CAPABILITY (Note 3)

3. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC−Q100−002 (JS−001−2010)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes <50mm² due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS−002−2014.

LEAD SOLDERING TEMPERATURE AND MSL (Note 4)

4. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

THERMAL CHARACTERISTICS

5. Values based on 1s0p board with copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

6. Values based on 2s2p board with copper area of 645 mm² (or 1 in²) of 1 oz copper thickness for inner layers, 2 oz copper thickness for single layers and FR4 PCB substrate.

RECOMMENDED OPERATING RANGES

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Integrated Reset Output Pull Up Resistor R_{RO} | R_{RO} | 15 | 30 | 50 | k Ω

 $$ values T_J = 25°C; for min/max values −40°C ≤ T_J ≤ 150°C, unless otherwise noted.) (Note 7)

Thermal Shutdown Hysteresis (Note 10) T_{SH} T_{SH} − 10 − ^oC Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_A \approx T_J. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

8. Measured when output voltage falls 100 mV below the regulated voltage at V_{CP} = 13.5 V.

9. Reset Delay Times can be chosen from list: 0, 2, 4, 8, 16, 32, 64, 128 ms (Reset Delay Time 0 ms represents Power Good function) and these delay times are factory preset.

10.Values based on design and/or characterization.

Figure 26. Starting Profile Transient

Figure 27. Reset Function, Charge Pump Function and Timing Diagram

DEFINITIONS

General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

Output voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Quiescent and Disable Currents

Quiescent Current (I_q) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator reduces its internal bias and shuts off the output, this term is called the disable current (I_{DIS}) .

Current Limit

Current Limit is value of output current by which output voltage drops below 96 % of its nominal value.

PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low−load and high−load conditions.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

Circuit Description

The NCV48220 is an integrated low dropout regulator with integrated battery voltage charge pump boost converter that provides a regulated voltage at 150 mA to the output. Device is enabled with an input to the enable pin. The regulator voltage is provided by a PMOS pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 150 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. Charge pump boost converter is active only during charge pump output voltage (input voltage of LDO) decreasing under charge pump operating activation threshold and inactive after input voltage increasing over charge pump operating deactivation threshold. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_{out}) and drives the gate of a PMOS series pass transistor via a buffer. The reference is a bandgap design to give it a temperature−stable output. Saturation control of the PMOS is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized. Current limit and voltage monitors complement the regulator design to give safe operating signals to the processor and control circuits.

Regulator Stability Considerations

The input capacitor (C_{in}) and charge pump output capacitor (C_{CP}) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor (C_{out}) helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor C_{out} , shown in Figure [1](#page-1-0) should work for most applications; see also Figure [13](#page-7-0) for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figure [13](#page-7-0) shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR.

Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

List of recommended output capacitors: GCM31CR71H225MA55 (2.2 µF, 50 V, X7R, 1206) GCM31CR71C335KA37 (3.3 µF, 16 V, X7R, 1206) GCM31CR71E475MA55 (4.7 µF, 25 V, X7R, 1206) GCM31CC71E106MA03 (10 µF, 25 V, X7S, 1206) KCM55WC71E107MH13 (100 µF, 25 V, X7S, 2220)

CGA5L3X7R1H225M (2.2 µF, 50 V, X7R, 1206) CGA5L1X7R1E335M (3.3 µF, 25 V, X7R, 1206) CGA5L1X7R1E475M (4.7 µF, 25 V, X7R, 1206) CGA5L1X7R1E106M (10 µF, 25 V, X7R, 1206) CKG57NX7S1C107M (100 µF, 16 V, X7S, 2220)

Charge Pump Capacitor Selection

Low ESR capacitors are necessary to minimize power losses, especially at high load current during active charge pump boost mode. The exact value of C_{FLY} and C_{CP} is not important. Charge pump output impedance $(R_{out~CP})$ is given by equation 1.

$$
R_{out_CP} \cong 2 \times \Sigma(R_{SW}) + \frac{1}{f_{SW} \times C_{FLY}} + 4 \times ESR_{FLY} + ESR_{C_{CP}}
$$
\n
$$
(eq. 1)
$$

Charge pump output voltage ripple is determined by the value of C_{CP} and the load current (I_{out}) . C_{CP} is charged and discharged at a current roughly equal to the load current.

$$
V_{\text{ripple_CP}} = \frac{I_{\text{OUT}}}{2 \times f_{\text{SW}} \times C_{\text{CP}}}
$$
 (eq. 2)

This equation doesn't including the impact of non-overlap time and C_{CP} capacitor ESR. Since the output is not being driven during the non−overlap time, this time should be included in the ripple calculation. C_{CP} capacitor discharge time is approximately 60 % of a switching period

$$
V_{\text{ripple_CP}} = I_{\text{OUT}} \times \left(\frac{0.6}{f_{\text{SW}} \times C_{\text{CP}}} + 2 \times \text{ESR}_{\text{C}_{\text{CP}}}\right) \text{ (eq. 3)}
$$

For example, with a 450 kHz switching frequency, a 10 μ F C_{CP} capacitor with an ESR of 0.25 Ω and a 100 mA load the ripple voltage is 65 mV peak to peak.

Enable Input

The enable pin is used to turn the regulator on or off. By holding the pin below 0.8 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 2.5 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator.

Thermal Considerations

As power in the NCV48220 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV48220 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV48220 can handle is given by:

$$
P_{D(MAX)} = \frac{\left[T_{J(MAX)} + T_A\right]}{R_{\Theta JA}} \hspace{1.5cm} \text{(eq. 4)}
$$

Since T_J is not recommended to exceed 150 \degree C, then the NCV48220 soldered on 645 mm2, 1 oz copper area, FR4 can dissipate up to 1.2 W and up to 1.7 W for 4 layers PCB (all layers are 1 oz) when the ambient temperature (T_A) is 25 °C. See Figure 28 for $R_{\Theta JA}$ versus PCB area.

Power dissipated is given by three main parts. The first is dependent on the charge pump boost mode activation. The second part including the power dissipated on LDO and the last represent current consumption.

CP active :
$$
P_{D_C P1} = (2 \times V_{IN} - V_{CP}) \times I_{OUT}
$$
 (eq. 5)

$$
\text{CP inactive:} \quad P_{D_CP2} = \left(V_{IN} - V_{CP\left(\text{max. } V_{CP_LIM}\right)}\right) \times I_{Out} \tag{eq. 6}
$$

$$
P_{D_LDO} = \left(V_{CP\left(\text{max. }V_{CP_LIM}\right)} - V_{OUT}\right) \times I_{Out} \quad \text{(eq. 7)}
$$

$$
P_{D_lq} = V_{in} \times \left(I_{q@l_{OUT}} \right) \tag{eq.8}
$$

The power dissipated by the NCV48220 can be calculated from the following equations:

$$
P_{D1} = P_{D_CP1} + P_{D_LDO} + P_{D_Iq} \qquad (eq. 9)
$$

$$
P_{D2} = P_{D_CP2} + P_{D_LDO} + P_{D_Iq} \qquad (eq. 10)
$$

Figure 28. Thermal Resistance vs. PCB Copper Area

Hints

 V_{in} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the device and make traces as short as possible.

Place filter components as near as possible to the device to increase EMC performance.

Input Capacitor C_{in} is required if regulator is located far from power supply filter. If extremely fast input voltage transients are expected with slew rate in excess of $4 \text{ V/}\mu\text{s}$ then appropriate input filter must be used. The filter can be composed of several capacitors in parallel.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

††For information about another Output Voltage, Reset Delay Time, Packages options contact factory. Reset Delay Time can be chosen from following list of values: 0, 2, 4, 8, 16, 32, 64 and 128 ms.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR
3. COLLECTOR 3. COLLECTOR
4. EMITTER **EMITTER** 5. EMITTER
6. BASE 6. BASE
7 BASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1
8. EMITTER, CO EMITTER, COMMON STYLE 13: PIN 1. N.C.
2. SOU 2. SOURCE
3. SOURCE **SOURCE** 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC
2. V2O V₂OUT 3. V1OUT 4. TXE 5. RXE
6 VFF 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C
3. REX 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT **IOUT** STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, $#2$
7 BASE $#1$ 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE
7. GATE **GATE** 7. GATE
7. GATE
8. SOUR 8. SOURCE STYLE 10: PIN 1. GROUND
2. BIAS 1 BIAS 1 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROU GROUND STYLE 14: PIN 1. N−SOURCE
2. N−GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. CATHODE CATHODE STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND
2 dv/dt 2. dv/dt
3. ENAI 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE 8. VCC STYLE 30:
PIN 1. D PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1
3. DRAIN, #2 3. DRAIN, #2
4. DRAIN, #2 4. DRAIN, #2
5. GATE, #2 $GATE, #2$ 6. SOURCE, #2 GATF_{#1} 8. SOURCE, #1 STYLE 7: PIN 1. INPUT
2. EXTER 2. EXTERNAL BYPASS
3. THIRD STAGE SOUR 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN
6. GATE 3 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2 6. DRAIN 2
7. DRAIN 1 7. DRAIN 1
8. DRAIN 1 DRAIN 1 STYLE 15: PIN 1. ANODE 1
2. ANODE 1 2. ANODE 1
3 ANODE 1 ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1
2. GATE 1 GATE 1 3. SOURCE 2 4. GATE 2
5. DRAIN 2 5. DRAIN 2
6 MIRROB MIRROR₂ 7. DRAIN 1 MIRROR 1 STYLE 23: PIN 1. LINE 1 IN
2. COMMON 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN
5. LINE 2 OU 5. LINE 2 OUT 6. COMMON ANODE/GND
7. COMMON ANODE/GND 5. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+
5. SOURC 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE 7. SOURCE
8 DRAIN **DRAIN**

DATE 16 FEB 2011 STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE
5. ANODE 5. ANODE
5. ANODE
6. ANODE

6. ANODE
7 ANODE 7. ANODE 8. COMMON CATHODE

STYLE 12:

STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1

PIN 1. SOURCE
2. SOURCE **SOURCE** 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N)
2. GATE (N) GATE (N) 3. SOURCE (P)
4. GATE (P) 4. GATE (P)
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET
4. GND 4. GND
5. V_MC
6. VBUL

5. V_MON

- 6. VBULK
7. VBULK
- 7. VBULK 8. VIN

© Semiconductor Components Industries, LLC, 2019 www.onsemi.com

5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 COLLECTOR, #1