# onsemi

# High Current IGBT/MOSFET Gate Drivers NCD5707A, NCV5707A, NCD5707B, NCV5707B, NCD5707C, NCV5707C

The NCx5707y are high-current, high-performance stand-alone IGBT drivers for high power applications that include solar inverters, motor control and uninterruptible power supplies. The devices offer a cost-effective solution by eliminating external output buffer. Devices protection features include accurate Under-voltage-lockout (UVLO), desaturation protection (DESAT) and Active open-drain FAULT output. The drivers also feature an accurate 5.0 V output. The drivers are designed to accommodate a wide voltage range of bias supplies. NCx5707B accommodates bipolar voltages.

Depending on the pin configuration the devices also include Active Miller Clamp (NCx5707A) and separate high and low ( $V_{OH}$  and  $V_{OL}$ ) driver outputs for system design convenience (NCx5707C).

All three available pin configuration variants have 8-pin SOIC package.

## Features

- High Current Output (+4/-6 A) at IGBT/MOSFET Miller Plateau voltages
- Low Output Impedance for Enhanced IGBT/MOSFET Driving
- Short Propagation Delay with Accurate Matching
- Direct Interface to Digital Isolator/Opto-coupler/Pulse Transformer for Isolated Drive, Logic Compatibility for Non-isolated Drive
- Designed for AEC–Q100 Certification (NCV5707y)
- DESAT Protection with Programmable Delay
- Soft Turn Off during IGBT Short Circuit
- Tight UVLO Thresholds for Bias Flexibility
- Wide Bias Voltage Range
- This Device is Pb-Free, Halogen-Free and RoHS Compliant

#### NCx5707A Features

• Active Miller Clamp to Prevent Spurious Gate Turn-on

#### NCx5707B Features

• Negative Output Voltage for Enhanced IGBT/MOSFET Driving


## NCx5707C Features

 $\bullet\,$  Separate Outputs for  $V_{OL}$  and  $V_{OH}$ 


#### **Typical Applications**

- Motor Control
- Uninterruptible Power Supplies (UPS)
- Automotive Power Supplies
- HEV/EV PTC Heaters









#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet.




Figure 1. Simplified Application Schematics




Figure 2(b). Simplified Block Diagram NCx5707A




Figure 3(b). Simplified Block Diagram NCx5707B




Figure 4(b). Simplified Block Diagram NCx5707C

Pin Name	No.	l/O/x	Description
VIN	1	I	Input signal to control the output. In applications which require galvanic isolation, VIN is generated at the opto output, the pulse transformer secondary or the digital isolator output. VO (VOH/VOL) signal is in phase with VIN. VIN is internally clamped to GND and has a pull-down resistor of 1 M $\Omega$ to ensure that an output is low in the absence of an input signal. A minimum pulse-width is required at VIN before VO (VOH/VOL) is activated.
VREF	2	0	5 V reference generated within the driver is brought out to this pin for external bypassing and for powering low bias circuits (such as digital isolators).
FLT	3	0	Fault open drain output (active low) that allows communication to the main controller that the driver has encountered a fault condition and has deactivated the output. Open drain allows easy setting of (inactive) high level and parallel connection of multiple fault signals. Connect to 10k pull–up resistor recommended. Truth Table is provided in the datasheet to indicate conditions under which this signal is asserted. Capable of driving optos or digital isolators when isolation is required.
DESAT	4	I	Input for detecting the desaturation of IGBT/MOSFET due to a fault condition. A capacitor con- nected to this pin allows a programmable blanking delay every ON cycle before DESAT fault is processed, thus preventing false triggering.
VCC	5	x	Positive bias supply for the driver. The operating range for this pin is from UVLO to the maxi- mum voltage. A good quality bypassing capacitor is required from this pin to GND and should be placed close to the pins for best results.
VO (NCx5707A, NCx5707B)	6	0	Driver output that provides the appropriate drive voltage, source and sink current to the IGBT gate. VO is actively pulled low during start-up and under Fault conditions.
VOH (NCx5707C)	6	0	Driver high output that provides the appropriate drive voltage and source current to the IGBT gate.
VOL (NCx5707C)	7	0	Driver low output that provides the appropriate drive voltage and sink current to the IGBT gate. VOL is actively pulled low during start-up and under Fault conditions.
GND (NCx5707A, NCx5707B)	7	x	This pin should connect to the IGBT Emitter or MOSFET source with a short trace. All power pin bypass capacitors should be referenced to this pin and kept at a short distance from the pin.
GND (NCx5707C)	8	x	This pin should connect to the IGBT Emitter or MOSFET source with a short trace. All power pin bypass capacitors should be referenced to this pin and kept at a short distance from the pin.
VEE (NCx5707B)	8	x	A negative voltage with respect to GND can be applied to this pin and that will allow VO to go to a negative voltage during OFF state. A good quality bypassing capacitor is needed from VEE to GND. If a negative voltage is not applied or available, this pin must be connected to GND.
CLAMP (NCx5707A)	8	I/O	Provides clamping for the IGBT/MOSFET gate during the off period to protect it from parasitic turn-on. To be tied directly to IGBT gate with minimum trace length for best results.

## Table 1. PIN FUNCTION DESCRIPTION

### Table 2. ABSOLUTE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Minimum	Maximum	Unit	
Differential Power Supply	V <sub>CC</sub> -V <sub>EE</sub> (V <sub>max</sub> )	0	36	V	
Positive Power Supply	V <sub>CC</sub> –GND	-0.3	22	V	
Negative Power Supply	V <sub>EE</sub> -GND	-18	0.3	V	
Gate Output High	(V <sub>O</sub> , V <sub>OH</sub> )–GND		V <sub>CC</sub> + 0.3	V	
Gate Output Low	(V <sub>O</sub> , V <sub>OL</sub> )–GND	V <sub>EE</sub> – 0.3		V	
Input Voltage	V <sub>IN</sub> -GND	-0.3	5.5	V	
DESAT Voltage	V <sub>DESAT</sub> -GND	-0.3	V <sub>CC</sub> + 0.3	V	
FLT current Sink			20	mA	
Power Dissipation SO-8 package	PD		700	mW	
Maximum Junction Temperature	T <sub>J(max)</sub>		150	°C	
Storage Temperature Range	TSTG		-65 to 150	°C	
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>		±4	kV	
ESD Capability, Charged Device Model (Note 2)	ESD <sub>CDM</sub>		±2	kV	
Moisture Sensitivity Level	MSL		1	-	
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 3)	T <sub>SLD</sub>		260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101). Latchup Current Maximum Rating: ≤100 mA per JEDEC standard: JESD78, 25°C

3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **Table 3. THERMAL CHARACTERISTICS**

Parameter	Symbol	Value	Unit
Thermal Characteristics, SOIC-8 (Note 4)			°C/W
Thermal Resistance, Junction-to-Air (Note 5)	$R_{\thetaJA}$	176	

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

5. Values based on copper area of 100 mm<sup>2</sup> (or 0.16 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

#### Table 4. OPERATING RANGES (Note 6)

Parameter	Symbol Min		Max	Unit
Differential Power Supply	V <sub>CC</sub> -V <sub>EE</sub> (V <sub>max</sub> )		30	V
Positive Power Supply	V <sub>CC</sub>	UVLO	20	V
Negative Power Supply	V <sub>EE</sub>	-15	0	V
Input Voltage	V <sub>IN</sub>	0	5	V
Input pulse width	t <sub>on</sub>	40		ns
Ambient Temperature	T <sub>A</sub>	-40	125	°C

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
LOGIC INPUT and OUTPUT						
Input Threshold Voltages High-state (Logic 1) Required Low-state (Logic 0) Required No state change	Pulse–Width = 150 ns, V <sub>EN</sub> = 5 V Voltage applied to get output to go high Voltage applied to get output to go low Voltage applied without change in output state	V <sub>IN-H1</sub> V <sub>IN-L1</sub> V <sub>IN-NC</sub>	4.3 1.2		0.75 3.7	V
Input Current High-state Low-state	V <sub>IN-H</sub> = 4.5 V V <sub>IN-L</sub> = 0.5 V	I <sub>IN-H</sub> I <sub>IN-L</sub>			10 1	μΑ
Input Pulse–Width No Response at the Output Guaranteed Response at the Output	Voltage thresholds consistent with input specs	t <sub>on-min1</sub> t <sub>on-min2</sub>	30		10	ns
FLT Threshold Voltage Low State High State	(I <sub>FLT-SINK</sub> = 15 mA) External pull–up	V <sub>FLT</sub> -L V <sub>FLT-H</sub>		0.5	1.0 V <sub>CC</sub> +0.3	V
DRIVE OUTPUT						
Output Low State	$\begin{split} I_{sink} &= 200 \text{ mA}, \ T_A &= 25^{\circ}\text{C} \\ I_{sink} &= 200 \text{ mA}, \ T_A &= -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \\ I_{sink} &= 1.0 \text{ A}, \ T_A &= 25^{\circ}\text{C} \end{split}$	V <sub>OL1</sub> V <sub>OL2</sub> V <sub>OL3</sub>		0.1 0.2 0.8	0.2 0.5 1.2	V
Output High State $I_{src} = 200 \text{ mA}, T_A = 25^{\circ}C$ $I_{src} = 200 \text{ mA}, T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ $I_{src} = 1.0 \text{ A}, T_A = 25^{\circ}C$		V <sub>OH1</sub> V <sub>OH2</sub> V <sub>OH3</sub>	14.5 14.2 13.8	14.8 14.7 14.1		V
Peak Driver Current, Sink (Note 7)	$ \begin{array}{l} R_{G} = 0.1 \; \Omega,  V_{CC} = 15 \; V,  V_{EE} = -8 \; V \\ V_{O} = 9 \; V \; (near Miller Plateau) \end{array} $	I <sub>PK-snk1</sub> I <sub>PK-snk2</sub>		6.8 6.1		A
Peak Driver Current, Source (Note 7)	$R_G = 0.1 \Omega$ , $V_{CC} = 15 V$ , $V_{EE} = -8 V$ $V_O = 9 V$ (near Miller Plateau)	I <sub>PK-src1</sub> I <sub>PK-src2</sub>		7.8 4.0		A
Soft Turn–Off resistance $V_{IN} = 5 V, V_O = 5.3 V$		R <sub>DS on-STO</sub>	30			Ω
DYNAMIC CHARACTERISTICS					4 4	
Turn-on Delay (see timing diagram)	Negative input pulse width = 10 $\mu$ s	t <sub>pd-on</sub>	45	56	75	ns
Turn-off Delay (see timing diagram)	Positive input pulse width = 10 $\mu$ s	t <sub>pd-off</sub>	40	60	90	ns
Propagation Delay Distortion (=t <sub>pd-on</sub> - t <sub>pd-off</sub> )	For input or output pulse width > 150 ns, $T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	t <sub>distort1</sub> t <sub>distort2</sub>	-15 -25	-7	-5 25	ns
Propagation Delay Distortion between Parts (Note 7)		t <sub>distort –tot</sub>	-30	0	30	ns
Rise Time (Note 7) (see timing diagram)	C <sub>load</sub> = 1.0 nF	t <sub>rise</sub>		9.2		ns
Fall Time (Note 7) (see timing diagram)	C <sub>load</sub> = 1.0 nF	t <sub>fall</sub>		7.9		ns
Delay from FLT under UVLO/ TSD to VO/VOL		t <sub>d1–OUT</sub>	9	12	16	μs
Delay from DESAT to VO/VOL (Note 7)		t <sub>d2-OUT</sub>		220		ns

**Table 5. ELECTRICAL CHARACTERISTICS**  $V_{CC} = 15 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$ , Kelvin GND connected to  $V_{EE}$ . For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

7. Values based on design and/or characterization.


Table 5. ELECTRICAL CHARACTERISTICS $V_{CC}$ = 15 V, $V_{EE}$ = 0 V, Kelvin GND connected to $V_{EE}$ . For typical values $T_A$ = 25°C,
for min/max values, T <sub>A</sub> is the operating ambient temperature range that applies, unless otherwise noted.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
DYNAMIC CHARACTERISTICS						
Delay from UVLO/TSD to FLT (Note 7)		t <sub>d3-</sub> FLT		7.3		μs
MILLER CLAMP (NCX5707A ON	LY)					
Clamp Voltage	$I_{sink} = 500 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{sink} = 500 \text{ mA}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	V <sub>clamp</sub>		1.2	1.4 2.2	V
Clamp Activation Threshold		V <sub>MC-THR</sub>	1.8	2.0	2.2	V
DESAT PROTECTION						
DESAT Threshold Voltage		V <sub>DESAT-THR</sub>	5.7	6.0	6.3	V
DESAT Threshold Filtering Time	(see Figure 5)	t <sub>FILTER</sub>		160		ns
Blanking Charge Current		IDESAT-CHG	0.20	0.24	0.28	mA
Blanking Discharge Current		I <sub>DESAT-DIS</sub>		30		mA
UVLO						
UVLO Startup Voltage		V <sub>UVLO-OUT-ON</sub>	7.7	8.0	8.3	V
UVLO Disable Voltage		V <sub>UVLO-OUT-OFF</sub>	6.7	7.0	7.3	V
UVLO Hysteresis		V <sub>UVLO-HYST</sub>		1.0		V
VREF						
Voltage Reference	I <sub>REF</sub> = 10 mA	V <sub>REF</sub>	4.85	5.00	5.15	V
Reference Output Current (Note 7)		I <sub>REF</sub>			20	mA
Recommended Capacitance		C <sub>VREF</sub>	100			nF
SUPPLY CURRENT						
Current Drawn from $V_{CC}$	V <sub>CC</sub> = 15 V Standby (No load on output, FLT, VREF)	I <sub>CC-SB</sub>		0.9	1.5	mA
Current Drawn from V <sub>EE</sub> (NCx5707B ONLY)	V <sub>EE</sub> = −10 V Standby (No load on output, FLT, VREF)	I <sub>EE-SB</sub>	-0.41	-0.32		mA
THERMAL SHUTDOWN						
Thermal Shutdown Temperature (Note 7)		T <sub>SD</sub>		188		°C
Thermal Shutdown Hysteresis (Note 7)		Т <sub>SH</sub>		33		°C
7. Values based on design and/c	r characterization.	· ·				


#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCD5707ADR2G (in development)	SOIC-8	2500 / Tape & Reel
NCD5707BDR2G (in development)	(Pb-Free)	
NCD5707CDR2G (in development)		
NCV5707ADR2G (in development)		
NCV5707BDR2G		
NCV5707CDR2G (in development)		


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**




Figure 18. Supply Current vs. Switching Frequency (V<sub>CC</sub> = 15 V, V<sub>EE</sub> = 0 V, 25°C)




Figure 19. Output Low/High State Voltage




Figure 21. Minimum Input Pulse Width For Guaranteed Response at the Output





Figure 20. Clamp Activation Threshold Voltage



#### Applications and Operating Information

This section lists the details about key features and operating guidelines for the NCx5707y.

#### **High Drive Current Capability**

The NCx5707y driver family is equipped with many features which facilitate a superior performance IGBT/MOSFET driving circuit. Foremost amongst these features is the high drive current capability. The drive current of an IGBT/MOSFET driver is a function of the differential voltage on the output pin (V<sub>CC</sub>-VOH/VO for source current, VOL/VO-V<sub>EE</sub> for sink current) as shown in Figure 23. Figure 23 also indicates that for a given VOH/VOL value, the drive current can be increased by using higher V<sub>CC</sub>/V<sub>EE</sub> power supply). The drive current tends to drop off as the output voltage goes up (for turn-on event) or goes down (for turn-off event). As explained in many IGBT/MOSFET application notes, the most critical phase of IGBT switching event is the Miller plateau region where the gate voltage remains constant at a voltage (typically in 9-11 V range depending on IGBT/MOSFET design and the collector current), but the gate drive current is used to charge/discharge the Miller capacitance ( $C_{GC}$ ). By providing a high drive current in this region, a gate driver can significantly reduce the duration of the phase and help reducing the switching losses. The NCx5707y addresses this requirement by providing and specifying a high drive current in the Miller plateau region. Most other gate driver ICs merely specify peak current at the start of switching – which may be a high number, but not very relevant to the application requirement. It must be remembered that other considerations such as EMI, diode reverse recovery performance, etc., may lead to a system level decision to trade off the faster switching speed against low EMI and reverse recovery. However, the use of NCx5707y does not preclude this trade-off as the user can always tune the drive current by employing external series gate resistor. Important thing to remember is that by providing a high internal drive current capability, the NCx5707y facilitates a wide range of gate resistors. Another value of the high current at the Miller plateau is that the initial switching transition phase is shorter and more controlled. Finally, the high gate driver current (which is facilitated by low impedance internal FETs), ensures that even at high switching frequencies, the power dissipation from the drive circuit is primarily in the external series resistor and more easily manageable. Experimental results have shown that the high current drive results in reduced turn-on energy (EON) for the IGBT/MOSFET switching.




Figure 23. Output Current vs. Output Voltage Drop

When driving larger IGBTs/MOSFETs for higher current applications, the drive current requirement is higher, hence lower  $R_G$  is used. Larger IGBTs/MOSFETs typically have high input capacitance. On the other hand, if the NCx5707y is used to drive smaller IGBT/MOSFET (lower input capacitance), the drive current requirement is lower and a higher  $R_G$  is used. Thus, for most typical applications, the driver load RC time constant remains fairly constant. Caution must be exercised when using the NCx5707y with a very low load RC time constant. Such a load may trigger internal protection circuitry within the driver and disable the device. Figure 24 shows the recommended minimum gate resistance as a function of IGBT/MOSFET gate capacitance and gate drive trace inductance.




Figure 24. Recommended Minimum Gate Resistance as a Function of IGBT/MOSFET Gate Capacitance

#### Gate Voltage Range

The negative drive voltage for gate (with respect to GND, Emitter or Source of the IGBT/MOSFET) is a robust way to ensure that the gate voltage does not rise above the threshold voltage due to the Miller effect. In systems where the negative power supply is available, the VEE option offered by NCx5707B allows not only a robust operation, but also a higher drive current for turn–off transition. Adequate bypassing between VEE pin and GND pin is essential if this option is used.

The  $V_{CC}$  range for the NCx5707y is quite wide and allows the user the flexibility to optimize the performance or use available power supplies for convenience.

#### Under Voltage Lock Out (UVLO)

This feature ensures reliable switching of the IGBT/MOSFET connected to the driver output. At the start of the driver's operation when  $V_{CC}$  is applied to the driver, the output remains turned–off. This is regardless of the signals on  $V_{IN}$  until the  $V_{CC}$  reaches the UVLO Output Enabled ( $V_{UVLO-OUT-ON}$ ) level. After the  $V_{CC}$  rises above the  $V_{UVLO-OUT-ON}$  level, the driver is in normal operation. The state of the output is controlled by signal at  $V_{IN}$ .

If the V<sub>CC</sub> falls below the UVLO Output Disabled (V<sub>UVLO-OUT-OFF</sub>) level during the normal operation of the driver, the Fault output is activated and the output is shut-down (after a delay) and remains in this state. The driver output does not start to react to the input signal on V<sub>IN</sub> until the V<sub>CC</sub> rises above the V<sub>UVLO-OUT-ON</sub> again. The waveform showing the UVLO behavior of the driver is in Figure 25.

In an IGBT drive circuit, the drive voltage level is important for drive circuit optimization. If VUVLO-OUT-OFF is too low, it will lead to IGBT/MOSFET being driven with insufficient gate voltage. A quick review of IGBT/MOSFET characteristics can reveal that driving IGBT/MOSFET with low voltage (in 10-12 V IGBT, 6-7 V MOSFET range) can lead to a significant increase in conduction loss. So, it is prudent to guarantee VUVLO-OUT-OFF at a reasonable level (above 9/12 V), so that the IGBT/MOSFET is not forced to operate at a non-optimum gate voltage. On the other hand, having a very high drive voltage ends up increasing switching losses without much corresponding reduction in conduction loss. So, the V<sub>UVLO-OUT-ON</sub> value should not be too high (generally, well below 15 V). These conditions lead to a tight band for UVLO enable and disable voltages, while guaranteeing a minimum hysteresis between the two values to prevent hiccup mode operation. The NCx5707y meets these tight requirements and ensures smooth IGBT/MOSFET operation.

A UVLO event (V<sub>CC</sub> voltage going below V<sub>UVLO-OUT-OFF</sub>) also triggers activation of FLT output after a delay of  $t_{d3-FLT}$ . This indicates to the controller that the driver has encountered an issue and corrective action needs to be taken. However, a nominal delay  $t_{d1-OUT} = 12 \,\mu$ s is introduced between the initiation of the FLT output and actual turning off of the output. This delay provides adequate time for the controller to initiate a more orderly/sequenced shutdown. In

case the controller fails to do so, the driver output shutdown ensures IGBT/MOSFET protection after  $t_{d1-OUT}$ .




Figure 25. UVLO Function and Limits

#### **Timing Delays and Impact on System Performance**

The gate driver is ideally required to transmit the input signal pulse to its output without any delay or distortion. In the context of a high-power system where IGBTs/MOSFETs are typically used, relatively low switching frequency (in tens of kHz) means that the delay through the driver itself may not be as significant, but the matching of the delay between different drivers in the same system as well as between different edges has significant importance. With reference to Figure 26(a), two input waveforms are shown. They are typical complementary inputs for high-side (HS) and low-side (LS) of a half-bridge switching configuration. The dead-time between the two inputs ensures safe transition between the two switches. However, once these inputs are through the driver, there is potential for the actual gate voltages for HS and LS to be quite different from the intended input waveforms as shown in Figure 26(a). The end result could be a loss of the intended dead-time and/or pulse-width distortion. The pulse-width distortion can create an imbalance that needs to be corrected, while the loss of dead-time can eventually lead to cross-conduction of the switches and additional power losses or damage to the system.

The NCx5707y driver is designed to address these timing challenges by providing a very low pulse–width distortion and excellent delay matching. As an example, the delay matching is guaranteed to  $t_{DISTORT2} = \pm 25$  ns while many of competing driver solutions can be >250 ns.

NCD570x




Figure 26(a). Timing Waveforms (Other Drivers)




Figure 26(b). NCx5707y Timing Waveforms

## Active Miller Clamp Protection

This feature (offered by NCx5707A) is a cost savvy alternative to a negative gate voltage. The main requirement is to hold the gate of the turned-off (for example low-side) IGBT/MOSFET below the threshold voltage during the turn-on of the opposite-side (in this example high-side) IGBT/MOSFET in the half bridge. The turn-on of the high-side IGBT/MOSFET causes high dv/dt transition on the collector/drain of the turned-off low-side IGBT/MOSFET. This high dv/dt then induces current (Miller current) through the C<sub>GC</sub> capacitance (Miller capacitance) to the gate capacitance of the low-side IGBT/MOSFET as shown in Figure 27. If the path from gate to GND has critical impedance (caused by  $R_{G}$ ) the Miller current could rise the gate voltage above the threshold level. As a consequence the low-side IGBT/MOSFET could be turned on for a few tens or hundreds of nanoseconds. This causes higher switching losses. One way to avoid this situation is to use negative gate

voltage, but this requires second DC source for the negative gate voltage.

An alternative way is to provide an additional path from gate to GND with very low impedance. This is exactly what Active Miller Clamp protection does. Additional trace from the gate of the IGBT/MOSFET to the Clamp pin of the gate driver is introduced. After the  $V_O$  output has gone below the Active Miler Clamp threshold  $V_{MC-THR}$  the Clamp pin is shorted to GND and thus prevents the voltage on the gate of the IGBT to rise above the threshold voltage as shown in Figure 28. The Clamp pin is disconnected from GND as soon as the signal to turn on the IGBT/MOSFET arrives to the gate driver input. The fact that the Clamp pin is engaged only after the gate voltage drops below the  $V_{MC-THR}$  threshold ensures that the function of this pin does not interfere with the normal turn–off switching performance that is user controllable by choice of  $R_G$ .




Figure 27. Current Path without Miller Clamp Protection

#### **Desaturation Protection (DESAT)**

This feature monitors the collector-emitter voltage of the IGBT in the turned-on state. When the IGBT/MOSFET is fully turned on, it operates in a saturation region. Its collector-emitter voltage (called saturation voltage) is usually low, well below 3 V for most modern IGBTs/MOSFETs. It could indicate an overcurrent or similar stress event on the IGBT/MOSFET if the collector-emitter / drain-source voltage rises above the saturation voltage, after the IGBT/MOSFET is fully turned on. Therefore the DESAT protection circuit compares the collector-emitter drain-source voltage with a voltage level VDESAT-THR to check if the IGBT/MOSFET didn't leave the saturation region. It will activate FLT output and shut down driver output (thus turn-off the IGBT/MOSFET), if the saturation voltage rises above the  $V_{DESAT-THR}$ . This protection works on every turn-on phase of the IGBT/MOSFET switching period.

#### Soft Turn Off (STO)

To prevent the voltage overshoot damage caused by turning–off the IGBT/MOSFET, the NCx5707y drivers are equipped by Soft Turn Off (STO) function. This function is activated when the DESAT protection is activated and reduce the turn off voltage overshoot by added internal turn off resistance (RDS ON–STO) see Table 5 and Figure 30.

At the beginning of turning-on of the IGBT/MOSFET, the collector-emitter / drain-source voltage is much higher than the saturation voltage level which is present after the IGBT/MOSFET is fully turned on. It takes almost 1  $\mu$ s between the start of the IGBT/MOSFET turn-on and the moment when the collector-emitter / drain-source voltage falls to the saturation level. Therefore the comparison is delayed by a configurable time period (blanking time) to prevent false triggering of DESAT protection before the




Figure 28. Current Path with Miller Clamp Protection

IGBT/MOSFET collector–emitter / drain–source voltage falls below the saturation level. Blanking time is set by the value of the capacitor  $C_{BLANK}$ .

The exact principle of operation of DESAT protection is described with reference to Figure 29.

At the turned–off output state of the driver, the DESAT pin is shorted to ground via the discharging transistor ( $Q_{DIS}$ ). Therefore, the inverting input holds the comparator output at low level.

At the turned–on output state of the driver, the current I<sub>DESAT–CHG</sub> from current source starts to flow to the blanking capacitor C<sub>BLANK</sub>, connected to DESAT pin. Appropriate value of this capacitor has to be selected to ensure that the DESAT pin voltage does not rise above the threshold level V<sub>DESAT–THR</sub> before the IGBT fully turns on. The blanking time is given by following expression. According to this expression, a 47 pF C<sub>BLANK</sub> will provide a blanking time of (47p \*6.5/0.25m =) 1.22  $\mu$ s.

$$t_{\text{BLANK}} = C_{\text{BLANK}} \cdot \frac{V_{\text{DESAT-THR}}}{I_{\text{DESAT-CHG}}}$$

After the IGBT/MOSFET is fully turned-on, the  $I_{DESAT-CHG}$  flows through the DESAT pin to the series resistor  $R_{S-DESAT}$  and through the high voltage diode and then through the collector/drain and IGBT/MOSFET to the emitter/source. Care must be taken to select the resistor  $R_{S-DESAT}$  value so that the sum of the saturation voltage, drop on the HV diode and drop on the  $R_{S-DESAT}$  caused by current  $I_{DESAT-CHG}$  flowing from DESAT source current is smaller than the DESAT threshold voltage. Following expression can be used:

V<sub>DESAT-THR</sub> >

$$R_{S-DESAT} \cdot I_{DESAT-CHG} + V_{F HV diode} + V_{CESAT IGBT}$$

Important part for DESAT protection to work properly is the high voltage diode. It must be rated for at least same voltage as the low side IGBT/MOSFET. The safety margin is application dependent. The typical waveforms for IGBT/MOSFET overcurrent condition are outlined in Figure 30.




Figure 29. Desaturation Protection Schematic





Figure 30. Desaturation Protection Waveforms

#### Input Signal

The input signal controls the gate driver output. Figure 31 shows the typical connection diagrams for isolated

applications where the input is coming through an opto-coupler or a pulse transformer.






Figure 31. Opto-coupler or Pulse Transformer At Input

The relationship between gate driver input signal from a pulse transformer (Figure 32) or opto-coupler (Figure 33) and the output is defined by many time and voltage values. The time values include output turn-on and turn-off delays ( $t_{pd-on}$  and  $t_{pd-off}$ ), output rise and fall times ( $t_{rise}$  and  $t_{fall}$ ) and minimum input pulse-width ( $t_{on-min}$ ). Note that the

delay times are defined from 50% of input transition to first 10% of the output transition to eliminate the load dependency. The input voltage parameters include input high ( $V_{IN-H1}$ ) and low ( $V_{IN-L1}$ ) thresholds as well as the input range for which no output change is initiated ( $V_{IN-NC}$ ).





Figure 32. Input and Output Signal Parameters for Pulse Transformer



## Use of VREF Pin

The NCx5707y provides an additional 5.0 V output (VREF) that can serve multiple functions. This output is capable of sourcing up to 10 mA current for functions such as opto-coupler interface or external comparator interface. The VREF pin should be bypassed with at least a 100 nF capacitor (higher the better) irrespective of whether it is being utilized for external functionality or not. VREF is

highly stable over temperature and line/load variations (see characteristics curves for details)

## Fault Output Pin

This pin provides the feedback to the controller about the driver operation. The situations in which the  $\overline{FLT}$  signal becomes active (low value) are summarized in the Table 6.

VIN	UVLO	DESAT	Internal TSD	VOUT	FLT	Notes
L	Inactive	L	L	L	Open drain	Normal operation – Output Low
Н	Inactive	L	L	Н	Open drain	Normal operation – Output High
×	Active	х	L	L	L	UVLO activated – $\overline{FLT}$ Low ( $t_{d3-\overline{FLT}}$ ), Output Low ( $t_{d3-\overline{FLT}} + t_{d1-OUT}$ )
Н	Inactive	Н	L	L	L	DESAT activated (only when $V_{IN}$ is High) – Output Low (t <sub>d2_OUT</sub> ), FLT Low
х	Inactive	Х	Н	L	L	Internal Thermal Shutdown – $\overline{FLT}$ Low (t <sub>d3-FLT</sub> ), Output Low (t <sub>d3-FLT</sub> + t <sub>d1-OUT</sub> )

## Table 6. FLT LOGIC TRUTH TABLE

## Thermal Shutdown

The NCx5707y also offers thermal shutdown function that is primarily meant to self-protect the driver in the event that the internal temperature gets excessive. Once the temperature crosses the  $T_{SD}$  threshold, the FLT output is activated after a delay of  $t_{d3-FLT}$ . After a delay of  $t_{d1-OUT}$ 

 $(12 \ \mu s)$ , the output is pulled low and many of the internal circuits are turned off. The 12  $\mu s$  delay is meant to allow the controller to perform an orderly shutdown sequence as appropriate. Once the temperature goes below the second threshold, the part becomes active again.