# **AOT Step Down Converter, Configurable**

# 5.0 A

## **Description**

The NCV6356 is a synchronous AOT (Adaptive On–time) buck converter optimized to supply the different sub systems of automotive applications post regulation system up to 5 V input. The device is able to deliver up to 5.0 A, with programmable output voltage from 0.6 V to 1.4 V. Operation at up to 2.4 MHz switching frequency allows the use of small components. Synchronous rectification and automatic PFM Pseudo–PWM (PPWM) transitions improve overall solution efficiency. The NCV6356 is in low profile 3.0 x 4.0 mm DFN–14 package.

#### **Features**

- Input Voltage Range from 2.5 V to 5.5 V: Battery, 3.3 V and 5.0 V Rail Powered Applications
- Power Capability :  $3.0 \text{ A Ta} = 105^{\circ}\text{C} 5.0 \text{ A Ta} = 85^{\circ}\text{C}$
- Programmable Output Voltage: 0.6 V to 1.4 V in 6.25 mV Steps
- Up to 2.4 MHz Switching Frequency with On Chip Oscillator
- Uses 330 nH Inductor and at least 22  $\mu F$  Capacitors for Optimized Footprint and Solution Thickness
- PFM/PPWM Operation for Optimum Efficiency
- Low 60 μA Quiescent Current
- I<sup>2</sup>C Control Interface with Interrupt and Dynamic Voltage Scaling Support
- Enable / VSEL Pins, Power Good / Interrupt Signaling
- Thermal Protections and Temperature Management
- Transient Load Helper: Share the Same Rail with Another Rail
- 3.0 x 4.0 mm / 0.5 mm Pitch DFN 14 Package
- AEC-Q100 Qualified and PPAP Capable

#### **Typical Applications**

- Snap Dragon
- Automotive POL
- Instrumentation, Clusters
- Infotainment
- ADAS System (Vision, Radar)



# ON Semiconductor®

www.onsemi.com



WDFNW14 4x3, 0.5P CASE 511CM

#### **MARKING DIAGRAM**




6356 = Specific Device Code xx = C: 1.150 V / 1.150 V

= C: 1.130 V / 1.130 V = B: 1.200 V / 1.200 V = Q: 0.875 V / 0.906 V

A = Assembly Location

Y = Year WW = Work Week = Pb-Free Package\*

(Note: Microdot may be in either location)



(Top View) 14–Pin 0.50 mm pitch DFN

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 32 of this data sheet.




Figure 1. Typical Application Circuit




Figure 2. Simplified Block Diagram




Figure 3. Pin Out (Top View)

# **Table 1. PIN FUNCTION DESCRIPTION**

Pin	Name	Туре	Description
REFERE	NCE		
4	AVIN	Analog Input	Analog Supply. This pin is the device analog and digital supply. Could be connected directly to the VIN plane with a dedicated 4.7 $\mu$ F ceramic capacitor. Must be equal to PVIN
15	AGND	Analog Ground	Analog Ground. Analog and digital modules ground. Must be connected to the system ground.
CONTRO	DL AND SERI	AL INTERFACE	
14	EN	Digital Input	<b>Enable Control</b> . Active high will enable the part. There is an internal pull down resistor on this pin.
13	VSEL	Digital Input	Output voltage / Mode Selection. The level determines which of two programmable configurations to utilize (operating mode / output voltage). There is an internal pull down resistor on this pin; could be left open if not used.
3	INTB	Digital Output	Interrupt open drain output. Must be connected to the ground plane if not used.
1	SCL	Digital Input	I <sup>2</sup> C interface <b>Clock</b> line. There is an internal pull down resistor on this pin; could be left open if not used
12	SDA	Digital Input/Output	I <sup>2</sup> C interface Bi-directional <b>Data</b> line. There is an internal pull down resistor on this pin; could be left open if not used
DC to DC	CONVERTE	R	
8, 9	PVIN	Power Input	Switch Supply. These pins must be decoupled to ground by at least a 10 $\mu$ F ceramic capacitor. It should be placed as close as possible to these pins. All pins must be used with short heavy connections. Must be equal to AVIN
5, 6, 7	SW	Power Output	Switch Node. These pins supply drive power to the inductor. Typical application uses 0.33 μH inductor; refer to application section for more information.  All pins must be used with short heavy connections.
10, 11	PGND	Power Ground	Switch Ground. This pin is the power ground and carries the high switching current. High quality ground must be provided to prevent noise spikes. To avoid high-density current flow in a limited PCB track, a local ground plane that connects all PGND pins together is recommended. Analog and power grounds should only be connected together in one location with a trace.
2	VOUT	Analog Input	Feedback Voltage Input. Must be connected to the output capacitor positive terminal with a trace, not to a plane. This is the positive input to the error amplifier.

**Table 2. MAXIMUM RATINGS** 

Rating	Symbol	Value	Unit
Analog and power pins (Note 1):	V <sub>A</sub>		V
AVIN, PVIN, SW, INTB, VOUT, DC non switching		-0.3 to +6.0	
PVIN-PGND pins, transient 3 ns - 2.4 MHz		-0.3 to +7.5	
I <sup>2</sup> C pins: SDA, SCL	V <sub>I2C</sub>	-0.3 to +6.0	V
Digital pins : EN, VSEL			
Input Voltage	$V_{DG}$	$-0.3$ to $V_A + 0.3 \le 6.0$	V
Input Current	I <sub>DG</sub>	10	mA
Human Body Model (HBM) ESD Rating (Note 2)	ESD HBM	2500	V
Charged Device Model (CDM) ESD Rating (Note 2)	ESD CDM	1000	V
Latch Up Current: (Note 3)	I <sub>LU</sub>		
Digital Pins		100	mA
All Other Pins		100	

Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Maximum Junction Temperature	$T_{JMAX}$	-40 to +150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.
- 2. This device series contains ESD protection and passes the following ratings: Human Body Model (HBM)  $\pm$  2.5 kV per JEDEC standard: JESD22-A114. Charged Device Model (CDM)  $\pm$  1.0 kV per JEDEC standard: JESD22-C101 Class IV
- 3. Latch up Current per JEDEC standard: JESD78 class II.
- 4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

#### **Table 3. OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
AV <sub>IN</sub> , PV <sub>IN</sub>	Power Supply	AV <sub>IN =</sub> PV <sub>IN</sub>	2.5		5.5	V
TJ	Junction Temperature Range (Note 6)		-40	25	+125	°C
$R_{ heta JA}$	Thermal Resistance Junction to Ambient (Note 7)	DFN-14 on Demo-board	-	30	-	°C/W
P <sub>D</sub>	Power Dissipation Rating (Note 8)	$T_A \le 105^{\circ}C$ , $R_{\theta JA} = 30^{\circ}C/W$	-	666	-	mW
		$T_A \le 85^{\circ}C$ $R_{\theta JA} = 30^{\circ}C/W$	_	1333	-	mW
		$T_A = 65$ °C $R_{\theta JA} = 30$ °C/W	_	2000	-	mW
L	Inductor for DC to DC converter (Note 5)		0.15	0.33	0.47	μН
Со	Output Capacitor for DC to DC Converter (Note 5)		15	-	200	μF
Cin	Input Capacitor for DC to DC Converter (Note 5)	Per 1.0 A of I <sub>OUT</sub>	6.0	10.0	-	μF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 5. Including de-ratings (Refer to the Application Information section of this document for further details)
- 6. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation
- 7. The R<sub>0JA</sub> is dependent of the PCB heat dissipation. Board used to drive this data was a NCV6356EVB board. It is a multilayer board with 1-once internal power and ground planes and 2-once copper traces on top and bottom of the board
- 8. The maximum power dissipation (PD) is dependent on input voltage, maximum output current, pcb stack up and layout, and external components selected.

$$R_{\theta JA} = \frac{125 - T_A}{P_D}$$
, by taking  $R_{\theta JA} = 30^{\circ}C$ 

# Table 4. ELECTRICAL CHARACTERISTICS (Note 9)

Min and Max Limits apply for  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified. Typical values are referenced to  $T_A = +25^{\circ}C$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply Curr	rent: Pins AVIN – PVINx					
I <sub>Q-PPWM</sub>	Operating quiescent current PPWM	DCDC active in Forced PPWM no load	_	22	25	mA
I <sub>Q PFM</sub>	Operating quiescent current PFM	DCDC active in Auto mode no load – minimal switching	-	60	90	μΑ
I <sub>SLEEP</sub>	Product sleep mode current	Product in sleep mode V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C	-	5	10	μΑ
I <sub>OFF</sub>	Product in off mode	EN, VSEL and Sleep_Mode low, No I <sup>2</sup> C pull up V <sub>IN</sub> = 5.5 V, T <sub>J</sub> up to 85°C	-	0.8	3	μА
DC to DC Co	onverter	VIN = 3.5 V, 15 up to 55 C				
	- <del>1</del>	1	2.5		5.5	V
PV <sub>IN</sub> I <sub>OUT</sub>	Input Voltage Range  Load Current Range	NCV6356B and NCV6356C (Note 11, 12)	2.3	_	3.3	A
		lpeak[10] = 00   lpeak[10] = 01   lpeak[10] = 10   lpeak[10] = 11	0 0 0 0	- - -	3.5 4.0 4.5 5.0	
		NCV6356Q (Note 11, 12)   lpeak[10] = 00   lpeak[10] = 01   lpeak[10] = 10   lpeak[10] = 11	0 0 0	- - -	5.3 5.8 6.3 6.8	
$\Delta_{VOUT}$	Output Voltage DC Error	Forced PPWM mode, V <sub>IN</sub> range, No load	-1.5	_	1.5	%
		Forced PPWM mode, V <sub>IN</sub> range, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 11)	-2	-	2	
		Auto mode, V <sub>IN</sub> range, I <sub>OUT</sub> up to I <sub>OUTMAX</sub> (Note 11)	-3	_	2	
F <sub>SW</sub>	Switching Frequency		2.16	2.4	2.64	MHz
R <sub>ONHS</sub>	P-Channel MOSFET On Resistance	From PVIN to SW V <sub>IN</sub> = 5.0 V	-	38	50	mΩ
R <sub>ONLS</sub>	N-Channel MOSFET On Resistance	From SW to PGND V <sub>IN</sub> = 5.0 V	-	29	40	mΩ
I <sub>PK</sub>	Peak Inductor Current	NCV6356B and NCV6356C  Open loop – lpeak[10] = 00  Open loop – lpeak[10] = 01  Open loop – lpeak[10] = 10  Open loop – lpeak[10] = 11	4.6 5.2 5.6 6.2	5.2 5.8 6.2 6.8	5.8 6.4 6.8 7.4	А
		NCV6356QM  Open loop - lpeak[10] = 00  Open loop - lpeak[10] = 01  Open loop - lpeak[10] = 10  Open loop - lpeak[10] = 11	6.4 7.2 7.6 8.4	7.0 7.8 8.2 9.0	7.7 8.4 8.8 9.6	
DC <sub>LOAD</sub>	Load Regulation	I <sub>OUT</sub> from 0 A to I <sub>OUTMAX</sub> (Note 11) Forced PPWM mode	-	5	-	mV
DC <sub>LINE</sub>	Line Regulation	2.5 V ≤ V <sub>IN</sub> ≤ 5.5 V Forced PPWM mode	-	6	-	mV

#### Table 4. ELECTRICAL CHARACTERISTICS (Note 9)

Min and Max Limits apply for  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified. Typical values are referenced to  $T_A = +25^{\circ}\text{C}$ , AVIN = PVIN = 3.3 V and default configuration, unless otherwise specified.

AC <sub>LOAD</sub> AC <sub>LINE</sub> D	Transient Load Response  Transient Line Response	$\begin{aligned} t_r &= t_f = 100 \text{ ns} \\ \text{Load step 1.5 A (Note 11)} \\ \text{NCV6356Q} \\ t_r &= t_f = 200 \text{ ns, V}_{OUT} = 1.0 \text{ V} \\ \text{L} &= 0.24  \mu\text{H, C}_{OUT} = 4 \text{ x 47 } \mu\text{F} \end{aligned}$	- -60	±20	-	mV
	Transient Line Response	$t_r = t_f = 200 \text{ ns}, V_{OUT} = 1.0 \text{ V}$ L = 0.24 $\mu$ H, C <sub>OUT</sub> = 4 x 47 $\mu$ F	-60	50		
	Transient Line Response	Load step 0.4A / 6.6 A (Note 11)			67	
D	Transient Emerteepenee	$t_r = t_f = 10 \ \mu s$ Line step 3.3 V / 3.9 V (Note 11)	_	±20	-	mV
_	Maximum Duty Cycle		-	100	_	%
<sup>t</sup> START	Turn on time	Time from EN transitions from Low to High to 90% of Output Voltage (DVS[10] = 00b)	_	100	130	Us
R <sub>DISDCDC</sub>	DCDC Active Output Discharge	Vout = 1.15 V	-	12	20	Ω
EN, VSEL			•	•		,
V <sub>IH</sub>	High input voltage		1.05	-	_	V
V <sub>IL</sub>	Low input voltage		-	-	0.4	V
T <sub>FTR</sub>	Digital input X Filter	EN, VSEL rising and falling DBN_Time = 01 (Note 11)	0.5	-	4.5	μs
I <sub>PD</sub>	Digital input X Pull-Down (input bias current)	For EN and VSEL pins	_	0.05	1.00	μΑ
INTB (Optiona	al)					
V <sub>INTBL</sub>	INTB low output voltage	I <sub>INT</sub> = 5 mA	0	-	0.2	
V <sub>INTBH</sub>	INTB high output voltage	Open drain	-	-	5.5	
INTB <sub>LK</sub>	INTB leakage current	3.6V at INTB pin when INTB valid	-	-	100	
I <sup>2</sup> C						
V <sub>I2CINT</sub>	High level at SCL/SCA line		1.7	-	4.5	V
V <sub>I2CIL</sub>	SCL, SDA low input voltage	SCL, SDA pin (Note 10)	-	-	0.4	V
V <sub>I2CIH</sub>	SCL high input voltage	SCL pin (Note 10, 11)	1.6	-	_	V
	SDA high input voltage	SDA pin (Note 10, 11)	1.2	-	_	
V <sub>I2COL</sub>	SDA low output voltage	I <sub>SINK</sub> = 3 mA	-	-	0.4	V
F <sub>SCL</sub>	I <sup>2</sup> C clock frequency	(note 11)	-	_	3.4	MHz
TOTAL DEVIC	E					
V <sub>UVLO</sub>	Under Voltage Lockout	V <sub>IN</sub> falling	-	-	2.5	V
V <sub>UVLOH</sub>	Under Voltage Lockout Hysteresis	V <sub>IN</sub> rising	60	-	200	mV
T <sub>SD</sub>	Thermal Shut Down Protection		-	150	-	°C
T <sub>WARNING</sub>	Warning Rising Edge		-	135	-	°C
T <sub>PWTH</sub>	Pre – Warning Threshold	I <sup>2</sup> C default value	-	105	-	°C
T <sub>SDH</sub>	Thermal Shut Down Hysteresis		-	30	-	°C
T <sub>WARNINGH</sub>	Thermal warning Hysteresis		_	15	_	°C
T <sub>PWTH H</sub>	Thermal pre-warning Hysteresis		_	6	_	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>9.</sup> Refer to the Application Information Section of this data sheet for more details.


<sup>10.</sup> Devices that use non-standard supply voltages which do not conform to the intent I<sup>2</sup>C bus system levels must relate their input levels to the V<sub>DD</sub> voltage to which the pull-up resistors R<sub>P</sub> are connected.

<sup>11.</sup> Guaranteed by design and characterized.

<sup>12.</sup> Junction temperature must be maintained below 125°C. Output load current capability depends on the application thermal capability.

## **Typical Operating Characteristics**


 $AV_{IN} = PV_{IN} = 3.3 \text{ V}, T_{J} = +25 ^{\circ}\text{C}$  DCDC=1.15 V, Ipeak = 6.8 A (Unless otherwise noted). L=0.33 uH DFE252012F – Cout = 2 x 22uF 0603, Cin = 4.7 uF 0603.



90
90
75
----40°C
----+25°C
----+85°C
70
1 10 100 1000 1000 10000
I<sub>10000</sub> (mA)

Figure 4. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 1.39375 V, SPM5030 Inductor

Figure 5. Efficiency vs  $I_{LOAD}$  and Temperature,  $V_{OUT}$  = 1.39375 V, SPM5030 Inductor







Figure 6. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT} = 1.15 \text{ V}$ , SPM5030 Inductor

Figure 7. Efficiency vs  $I_{LOAD}$  and Temperature,  $V_{OUT}$  = 1.15 V, SPM5030 Inductor






Figure 8. Efficiency vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 0.60 V, SPM5030 Inductor

Figure 9. Efficiency vs  $I_{LOAD}$  and Temperature,  $V_{OUT}$  = 0.60 V, SPM5030 Inductor

95





Figure 10. Efficiency vs  $I_{\mbox{\scriptsize LOAD}}$  and  $V_{\mbox{\scriptsize IN}},$  $V_{OUT} = 1.150 \text{ V}$ 



 $V_{OUT} = 1.150 V$ 




Figure 12. Efficiency vs  $I_{\mbox{\scriptsize LOAD}}$  and  $V_{\mbox{\scriptsize IN}},$  $V_{OUT} = 0.600 V$ 




Figure 13. Efficiency vs  $I_{\mbox{\scriptsize LOAD}}$  and Temperature, V<sub>OUT</sub> = 0.875 V, HEI201612A-R24M Inductor




Figure 14. Efficiency vs  $\rm I_{LOAD}$  and Temperature,  $\rm V_{OUT}$  = 0.906 V, HEI201612A–R24M Inductor




Figure 15. Efficiency vs  $I_{LOAD}$  and Temperature,  $V_{OUT}$  = 1.394 V




Figure 16.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 1.150 V




Figure 18.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 0.600 V




Figure 20.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 0.906 V, HEI201612A-R24M Inductor




Figure 17.  $V_{OUT}$  Accuracy vs  $V_{IN}$  and Temperature,  $V_{OUT}$  = 1.150 V




Figure 19.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 0.875 V, HEI201612A-R24M Inductor




Figure 21.  $V_{OUT}$  Accuracy vs  $I_{LOAD}$  and  $V_{IN}$ ,  $V_{OUT}$  = 1.394 V




Figure 22. HSS  $R_{\mbox{\scriptsize ON}}$  vs  $V_{\mbox{\scriptsize IN}}$  and Temperature




Figure 23. LSS  $R_{ON}$  vs  $V_{IN}$  and Temperature




Figure 24.  $I_{\text{OFF}}$  vs  $V_{\text{IN}}$  and Temperature




Figure 25.  $I_{\mbox{\scriptsize SLEEP}}$  vs  $V_{\mbox{\scriptsize IN}}$  and Temperature




Figure 26.  $I_{QPFM}$  vs  $V_{IN}$  and Temperature




Figure 27.  $I_{\mbox{\scriptsize QPPWM}}$  vs  $V_{\mbox{\scriptsize IN}}$  and Temperature




Figure 28. Switchover Point V<sub>OUT</sub> = 1.15 V




Figure 30. Switching Frequency vs  $I_{LOAD}$  and  $V_{IN}, \\ V_{OUT}$  = 1.150 V




Figure 29. Switchover Point V<sub>OUT</sub> = 1.4 V




Figure 31. Switching Frequency vs  $I_{LOAD}$  and Temperature,  $V_{OUT}$  = 1.150 V




Figure 32. Ripple




Figure 33. Normal Power Up,  $V_{OUT} = 1.15 \text{ V}$ , DVS[1..0] = 00




Figure 34. Transient Load 0.4 to 6.6 A – Auto Mode,  $V_{IN}$  = 3.3 V –  $V_{OUT}$  = 1.0 V – L = 0.24 uH –  $C_{OUT}$  = 4 x 47 uF




Figure 35. Transient Load 0.4 to 6.6 A – Forced PPWM,  $V_{IN}$  = 3.3 V –  $V_{OUT}$  = 1.0 V – L = 0.24 uH –  $C_{OUT}$  = 4 x 47 uF




Figure 36. Transient Load 0.05 to 1.5 A, Transient Line 3.0 – 3.6 V Auto Mode




Figure 38. Transient Load 1 to 2.5 A, Transient Line 3.0 – 3.6 V Auto Mode




Figure 37. Transient Load 0.05 to 1.5 A, Transient Line 3.6 – 3.0 V Auto Mode




Figure 39. Transient Load 1 to 2.5 A, Transient Line 3.6 – 3.0 V Auto Mode

#### **DETAILED OPERATING DESCRIPTION**

#### **Detailed Descriptions**

The NCV6356 is voltage mode stand-alone DC to DC converter optimized to supply different sub systems of automotive applications post regulation system up to 5 V input. It can deliver up to 5 A at an I<sup>2</sup>C selectable voltage ranging from 0.6 V to 1.40 þV. The switching frequency up to 2.4 MHz allows the use of small output filter components. Power Good indicator and Interrupt management are available. Operating modes, configuration, and output power can be easily selected either by using digital I/O pins or by programming a set of registers using an I<sup>2</sup>C compatible interface capable of operation up to 3.4 MHz.

Default I<sup>2</sup>C settings are factory programmable.

## **DC to DC Converter Operation**

The converter integrates both high side and low side (synchronous) switches. Neither external transistors nor diodes are required for NCV6356 operation. Feedback and compensation network are also fully integrated.

It uses the AOT (Adaptive On–Time) control scheme and can operate in two different modes: PFM and PPWM (Pseudo–PWM). The transition between modes can occur automatically or the switcher can be placed in forced PPWM mode by I<sup>2</sup>C programming (PPWMVSEL0 / PPWMVSEL1 bits of COMMAND register).

PPWM (Pseudo Pulse Width Modulation) Operating Mode
In medium and high load conditions, NCV6356 operates
in PPWM mode to regulate the desired output voltage. In
this mode, the inductor current is in CCM (Continuous
Conduction Mode) and the AOT guaranties a pseudo-fixed
frequency with 10% accuracy. The internal N-MOSFET
switch operates as synchronous rectifier and is driven
complementary to the P-MOSFET switch.

# PFM (Pulse Frequency Modulation) Operating Mode

In order to save power and improve efficiency at low loads, the NCV6356 operates in PFM mode as the inductor current drops into DCM (Discontinuous Conduction Mode). The upper FET on–time is kept constant and the switching frequency becomes proportional to the loading current. As it does in PPWM mode, the internal N–MOSFET operates as a synchronous rectifier after each P–MOSFET on–pulse until there is no longer current in the coil.

When the load increases and the current in the inductor become continuous again, the controller automatically turns back to PPWM mode.

#### Forced PPWM

The NCV6356 can be programmed to only use PPWM and the transition to PFM can be disabled if so desired, thanks to the PPWMVSEL0 or PPWMVSEL1 I<sup>2</sup>C bits (COMMAND register).

#### **Output Stage**

NCV6356 is a 3.5 A to 5.0 A output current capable DC to DC converter with both high side and low side (synchronous) switches integrated.

#### **Inductor Peak Current Limitation / Short Protection**

During normal operation, peak current limitation monitors and limits the inductor current by checking the current in the P-MOSFET switch. When this current exceeds the Ipeak threshold, the P-MOSFET is immediately opened.

To protect again excessive load or short circuit, the number of consecutive Ipeak is counted. When the counter reaches 16, the DCDC is powered down during about 2 ms and the ISHORT interrupt is flagged. It will re-start following the REARM bit in the LIMCONF register:

- If REARM = 0, then NCV6356 does not re-start automatically, an EN pin toggle is required.
- If REARM = 1, NCV6356 re-starts automatically after the 2 ms with register values set prior the fault condition.

This current limitation is particularly useful to protect the inductor. The peak current can be set by writing IPEAK[1..0] bits in the LIMCONF register.

**Table 5. IPEAK VALUES** 

OPN	IPEAK[10]	Inductor Peak Current (A)
NCV6356B	00	5.2 – for 3.5 output current
NCV6356C	01	5.8 – for 4.0 output current
	10	6.2 – for 4.5 output current
	11	6.8 – for 5.0 output current
	00	7.0 – for 5.3 output current
NCV6356Q	01	7.7 – for 5.8 output current
	10	8.2 – for 6.3 output current
	11	8.8 – for 6.8 output current

#### **Output Voltage**

The output voltage is set internally by an integrated resistor bridge and no extra components are needed to set the output voltage. Writing in the VoutVSEL0[6..0] bits of the PROGVSEL0 register or VoutVSEL1[6..0] bits of the PROGVSEL1 register will change the output voltage. The output voltage level can be programmed by 6.26 mV steps between 0.6 V to 1.39375 V. The VSEL pin and VSELGT bit will determine which register between PROGVSEL0 and PROGVSEL1 will set the output voltage.

- If VSELGT = 1 AND VSEL=0 → Output voltage is set by VoutVSEL0[6..0] bits (PROGVSEL0 register)
- Else → Output voltage is set by VoutVSEL1[6..0] bits (PROGVSEL1 register)

#### **Under Voltage Lock Out (UVLO)**

NCV6356 core does not operate for voltages below the Under Voltage Lock Out (UVLO) level. Below the UVLO threshold, all internal circuitry (both analog and digital) is held in reset. NCV6356 operation is guaranteed down to UVLO as the battery voltage is dropping off. To avoid erratic on / off behavior, a maximum 200 mV hysteresis is implemented. Restart is guaranteed at 2.7 V when the VBAT voltage is recovering or rising.

#### **Thermal Management**

Thermal Shut Down (TSD)

The thermal capability of the NCV6356 can be exceeded due to the step down converter output stage power level. A thermal protection circuitry with associated interrupt is therefore implemented to prevent the IC from damage. This protection circuitry is only activated when the core is in active mode (output voltage is turned on). During thermal shut down, output voltage is turned off.

During thermal shut down, the output voltage is turned off.

When NCV6356 returns from thermal shutdown, it can re-start in 2 different configurations depending on the REARM bit in the LIMCONF register (refer to the register description section):

- If REARM = 0 then NCV6356 does not re-start after TSD. To restart, an EN pin toggle is required.
- If REARM = 1, NCV6356 re-starts with register values set prior to thermal shutdown.

The thermal shut down threshold is set at 150°C (typical) and a 30°C hysteresis is implemented in order to avoid erratic on / off behavior. After a typical 150°C thermal shut down, NCV6356 will resume to normal operation when the die temperature cools to 120°C.

#### Thermal Warnings

In addition to the TSD, the die temperature monitoring circuitry includes a thermal warning and thermal pre-warning sensor and interrupts. These sensors can inform the processor that NCV6356 is close to its thermal shutdown and preventive measures to cool down die temperature can be taken by software.

The Warning threshold is set by hardware to 135°C typical. The Pre–Warning threshold is set by default to 105°C but it can be changed by setting the TPWTH[1..0] bits in the LIMCONF register.

#### **Active Output Discharge**

To make sure that no residual voltage remains in the power supply rail when disabled, an active discharge path can ground the NCV6356 output voltage. For maximum flexibility, this feature can be easily disabled or enabled with the DISCHG bit in the PGOOD register. By default the discharge path is enabled and is activated during the first 100 µs after battery insertion.

#### **Enabling**

The EN pin controls NCV6356 start up. EN pin Low to High transition starts the power up sequencer. If EN is low, the DC to DC converter is turned off and device enters:

- Sleep Mode if Sleep\_Mode I<sup>2</sup>C bit is high or VSEL is high or I<sup>2</sup>C pull up present,
- Off Mode if Sleep\_Mode I<sup>2</sup>C bit and VSEL are low and no I<sup>2</sup>C pull up.

When EN pin is set to a high level, the DC to DC converter can be enabled / disabled by writing the ENVSEL0 or ENVSEL1 bit of the PROGVSEL0 and PROGVSEL1 registers:

- Enx I<sup>2</sup>C bit is high, the DC to DC converter is activated.
- Enx I<sup>2</sup>C is low, the DC to DC converter is turned off and the device enters in Sleep Mode.

A built in pull down resistor disables the device when this pin is left unconnected or not driven. EN pin activity does not generate any digital reset.

#### Power Up Sequence (PUS)

In order to power up the circuit, the input voltage AVIN has to rise above the VUVLO threshold. This triggers the internal core circuitry power up which is the "Wake Up Time" (including "Bias Time")

This delay is internal and cannot be bypassed. EN pin transition within this delay corresponds to the "Initial power up sequence" (IPUS):




Figure 40. Initial Power Up Sequence

In addition a user programmable delay will also take place between the Wake Up Time and the Init time: The DELAY[2..0] bits of the TIME register will set this user programmable delay with a 2 ms resolution. With default delay of 0 ms, the NCV6356 IPUS takes roughly 100  $\mu$ s, and the DC to DC converter output voltage will be ready within 150  $\mu$ s.

The power up output voltage is defined by the VSEL state.

NOTE: During the Wake Up time, the I<sup>2</sup>C interface is not active. Any I<sup>2</sup>C request to the IC during this time period will result in a NACK reply.

Normal, Quick and Fast Power Up Sequence

The previous description applies only when the EN transitions during the internal core circuitry power up (Wake up and calibration time). Otherwise 3 different cases are possible:

- Enabling the part by setting the EN pin from Off Mode will result in "Normal power up sequence" (NPUS, with DELAY;[2..0]).
- Enabling the part by setting the EN pin from Sleep Mode will result in "Quick power up sequence" (QPUS, with DELAY;[2..0]).
- Enabling the DC to DC converter, whereas EN is already high, either by setting the ENVSEL0 or ENVSEL1 bits or by VSEL pin transition will results in "Fast power up sequence" (FPUS, without DELAY[2..0]).




Figure 41. Normal Power Up Sequence




Figure 42. Quick Power Up Sequence




Figure 43. Fast Power Up Sequence

In addition the delay set in DELAY[2..0] bits in TIME register will apply only for the EN pins turn ON sequence (NPUS and OPUS).

The power up output voltage is defined by VSEL state.

#### DC to DC Converter Shut Down

When shutting down the device, no shut down sequence is required. The output voltage is disabled and, depending on the DISCHG bit state of the PGOOD register, the output may be discharged.

DC to DC converter shutdown is initiated by either grounding the EN pin (Hardware Shutdown) or, depending on the VSEL internal signal level, by clearing the ENVSEL0 or ENVSEL1 bits (Software shutdown) in the PROGVSEL0 or PROGVSEL1 registers.

In hardware shutdown (EN = 0), the internal core is still active and  $I\mbox{\ensuremath{\mathbb{Z}}}\mbox{\ensuremath{\mathbb{C}}}$  accessible.

The internal core of the NCV6356 shuts down when AVIN falls below UVLO.

## **Dynamic Voltage Scaling (DVS)**

The NCV6356 supports dynamic voltage scaling (DVS) allowing the output voltage to be reprogrammed via I<sup>2</sup>C commands and provides the different voltages required by the processor. The change between set points is managed in a smooth fashion without disturbing the operation of the processor.

When programming a higher voltage, the output raises with controlled dV/dt defined by DVS[1..0] bits in the TIME register. When programming a lower voltage the output voltage will decrease accordingly. The DVS step is fixed and the speed is programmable.

The DVS sequence is automatically initiated by changing the output voltage settings. There are two ways to change these settings:

- Directly change the active setting register value (VoutVSEL0[6..0] of the PROGVSEL0 register or VoutVSEL1[6..0] of the PROGVSEL1 register) via an I<sup>2</sup>C command
- Change the VSEL internal signal level by toggling the VSEL pin.

The second method eliminates the I<sup>2</sup>C latency and is therefore faster.

The DVS transition mode can be changed with the DVSMODE bit in the COMMAND register:

• In forced PPWM mode when accurate output voltage control is needed. Rise and fall time are controlled with the DVS[1..0] bits.




Figure 44. DVS in Forced PPWM Mode Diagram

 In Auto mode when the output voltage must not be discharged. Rise time is controlled by the DVS[1..0], and fall time depends of the load and cannot be faster than the DVS[1..0] settings.



Figure 45. DVS in Auto Mode Diagram

#### Power Good Indicator

To indicate the output voltage level is established, a power good signal is available. The power good signal is low when the DC to DC converter is off. Once the output voltage reaches 95% of the expected output level, the power good logic signal becomes high (ACK PG, SEN PG bits).

During operation, when the output drops below 90% of the programmed level, the power good logic signal goes low, indicating a power failure. When the voltage rises again to above 95%, the power good signal goes high again.

During a DVS sequence, the Power Good signal is set low during the transition and goes back high once the transition is completed.

The Power Good signal during normal operation can be disabled by clearing the PGDCDC bit in the PGOOD register. The Power good operation during DVS can be activated with PGDVS bit if the PGOOD register.




Figure 46. Power Good Signal when PGDCDC = 1




Figure 47. Power Good during DVS Transition

## **Digital IO Settings**

VSEL Pin

By changing VSEL pin levels, the user has a latency free way to change NCV6356 configuration: operating mode (Auto or PWM forced), the output voltage as well as enable.

**Table 6. VSEL PIN PARAMETERS** 

Parameter VSEL Pin Can Set	REGISTER VSEL = LOW	REGISTER VSEL = HIGH
ENABLE	ENVSEL0 PROGVSEL0[7]	ENVSEL1 PROGVSEL1[7]
VOUT	VoutVSEL0[60]	VoutVSEL1[60]
OPERATING MODE (Auto / PPWM Forced)	PWMVSEL0 COMMAND[7]	PWMVSEL1 COMMAND[6]

VSEL pin action can be masked by writing 0 to the VSELGT bit in the COMMAND register. In that case I<sup>2</sup>C bit corresponding to VSEL high will be taken into account.

## EN pin

The EN pin can be gated by writing the ENVSEL0 or ENVSEL1 bits of the PROGVSEL0 and PROGVSEL1 registers, depending on which register is activated by the VSEL internal signal.

# Interrupt Pin (Optional)

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring).

**Table 7. INTERRUPT SOURCES** 

Interrupt Name	Description
TSD	Thermal Shut Down
TWARN	Thermal Warning
TPREW	Thermal Pre Warning
UVLO	Under Voltage Lock Out
IDCDC	DC to DC converter Current Over / below limit
ISHORT	DC to DC converter Short-Circuit Protection
PG	Power Good

Individual bits generating interrupts will be set to 1 in the INT\_ACK register (I<sup>2</sup>C read only registers), indicating the interrupt source. INT\_ACK register is automatically reset by an I<sup>2</sup>C read. The INT\_SEN register (read only register) contains real time indicators of interrupt sources.

All interrupt sources can be masked by writing in the register INT\_MSK. Masked sources will never generate an interrupt request on the INTB pin.

The INTB pin is an open drain output. A non-masked interrupt request will result in the INTB pin being driven low.

When the host reads the INT\_ACK registers the INTB pin is released to high impedance and the interrupt register INT ACK is cleared.

Figure 48 is an example of a TWARN event of the INTB pin with INT\_SEN/INT\_MSK/INT\_ACK and an I<sup>2</sup>C read access behavior.




Figure 48. TWARN Interrupt Operation Example

## Configurations

Default output voltages, enables, DCDC modes, current limit and other parameters can be factory programmed upon request

Below is the default configurations pre-defined:

**Table 8. NCV6356 CONFIGURATION** 

Configuration	5.0 A NCV6356C <del>M</del>	5.0 A NCV6356B <del>M</del>	6.8 A NCV6356Q <del>M</del>	
Default I <sup>2</sup> C address	ADD1 – 14h : 0010100R/W	ADD1 – 14h : 0010100R/W	ADD6 - 68h : 1101000R/W	
PID product identification	20h	20h	20h	
RID revision identification	Metal	Metal	Metal	
FID feature identification	00h	01h	02h	
Default VOUT – VSEL=1 1.15 V		1.20 V	0.90625 V	
Default VOUT - VSEL=0	1.15 V	1.20 V	0.875 V	
Default MODE - VSEL=1	Forced PPWM	Forced PPWM	Forced PPWM	
Default MODE – VSEL=0	Auto mode	Auto mode	Forced PPWM	
Default IPEAK	6.8 A	6.8 A	8.8 A	
OPN	NCV6356CMTWTXG	NCV6356BMTWTXG	NCV6356QMTWTXG	
Marking	6356C	6356B	6356Q	

## I<sup>2</sup>C Compatible Interface

NCV6356 can support a subset of the I<sup>2</sup>C protocol as detailed below.

#### I<sup>2</sup>C Communication Description




Figure 49. General Protocol Description

The first byte transmitted is the Chip address (with the LSB bit set to 1 for a read operation, or set to 0 for a Write operation). The following data will be:

- During a Write operation, the register address (@REG) is written in followed by the data. The writing process is auto-incremental, so the first data will be written in @REG, the contents of @REG are incremented and the next data byte is placed in the location pointed to by @REG + 1 ..., etc.
- During a Read operation, the NCV6356 will output the data from the last register that has been accessed by the

last write operation. Like the writing process, the reading process is auto-incremental.

#### **Read Sequence**

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has pointed to:




Figure 50. Read Sequence

The first WRITE sequence will set the internal pointer to the register that is selected. Then the read transaction will start at the address the write transaction has initiated.

## **Write Sequence**

Write operation will be achieved by only one transaction. After chip address, the REG address has to be set, then following data will be the data we want to write in REG, REG + 1, REG + 2, ..., REG + n.

Write n Registers:




Figure 51. Write Sequence

## Write then Read Sequence

With Stop Then Start




Figure 52. Write Followed by Read Transaction

# I<sup>2</sup>C Address

The NCV6356 has 8 available  $I^2C$  addresses selectable by factory settings (ADD0 to ADD7). Different address

settings can be generated upon request to ON Semiconductor. See Table 8 (NCV6356 Configuration) for the default  $I^2C$  address.

# Table 9. I<sup>2</sup>C ADDRESS

I <sup>2</sup> C Address	Hex	A7	A6	A5	A4	А3	A2	A1	A0
ADD0	W 0x20 R 0x21	0	0	1	0	0	0	0	R/W
	Add		•	•	0x10		•		-
ADD1	W 0x28 R 0x29	0	0	1	0	1	0	0	R/W
	Add				0x14				-
ADD2	W 0x30 R 0x31	0	0	1	1	0	0	0	R/W
	Add		•		0x18	•		•	_
ADD3	W 0x38 R 0x39	0	0	1	1	1	0	0	R/W
	Add				0x1C			II.	_
ADD4	W 0xC0 R 0xC1	1	1	0	0	0	0	0	R/W
	Add				0x60			u.	_
ADD5	W 0xC8 R 0xC9	1	1	0	0	1	0	0	R/W
	Add				0x64			u.	_
ADD6	W 0xD0 R 0xD1	1	1	0	1	0	0	0	R/W
	Add				0x68			u.	_
ADD7	W 0xD8 R 0xD9	1	1	0	1	1	0	0	R/W
	Add		•	•	0x6C		•		_

# **Register Map**

The tables below describe the I<sup>2</sup>C registers.

# Registers / bits Operations:

R Read only register
RC Read then Clear
RW Read and Write register

Reserved Address is reserved and register / bit is not physically designed Spare Address is reserved and register / bit is physically designed

# Table 10. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6356C)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	INT_MSK	RW	FFh	Mask register to enable or disable interrupt sources (trim)
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	00h	Features Identification (trim)
06h to 0Fh	-	-	_	Reserved for future use
10h	PROGVSEL1	RW	D8h	Output voltage settings and EN for VSEL pin = High (trim)
11h	PROGVSEL0	RW	D8h	Output voltage settings and EN for VSEL pin = Low (trim)
12h	PGOOD	RW	10h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	43h	Enabling and Operating mode Command register (trim)
15h	-	-	_	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h to 1Fh	-	-	_	Reserved for future use
20h to FFh	-	-	-	Reserved. Test Registers

# Table 11. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6356B)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	INT_MSK	RW	FFh	Mask register to enable or disable interrupt sources (trim)
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	01h	Features Identification (trim)
06h to 0Fh	-	-	-	Reserved for future use
10h	PROGVSEL1	RW	E0h	Output voltage settings and EN for VSEL pin = High (trim)
11h	PROGVSEL0	RW	E0h	Output voltage settings and EN for VSEL pin = Low (trim)
12h	PGOOD	RW	10h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	43h	Enabling and Operating mode Command register (trim)
15h	-	-	-	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h to 1Fh	-	-	_	Reserved for future use
20h to FFh	-	_	_	Reserved. Test Registers

Table 12. I<sup>2</sup>C REGISTERS MAP CONFIGURATION (NCV6356Q)

Add.	Register Name	Туре	Def.	Function
00h	INT_ACK	RC	00h	Interrupt register
01h	INT_SEN	R	01h	Sense register (real time status)
02h	INT_MSK	RW	FFh	Mask register to enable or disable interrupt sources (trim)
03h	PID	R	20h	Product Identification
04h	RID	R	Metal	Revision Identification
05h	FID	R	02h	Features Identification (trim)
06h to 0Fh	-	-	_	Reserved for future use
10h	PROGVSEL1	RW	B1h	Output voltage settings and EN for VSEL pin = High (trim)
11h	PROGVSEL0	RW	ACh	Output voltage settings and EN for VSEL pin = Low (trim)
12h	PGOOD	RW	10h	Power good and active discharge settings (trim)
13h	TIME	RW	09h	Enabling and DVS timings (trim)
14h	COMMAND	RW	C3h	Enabling and Operating mode Command register (trim)
15h	-	-	_	Reserved for future use
16h	LIMCONF	RW	E3h	Reset and limit configuration register (trim)
17h to 1Fh	-	_	-	Reserved for future use
20h to FFh	_	-	-	Reserved. Test Registers

# Registers Description

# Table 13. INTERRUPT ACKNOWLEDGE REGISTER

Name: INTAC	K			Address: 00h					
Type: RC				Default: 00000000b (00h)					
Trigger: Dual	Edge [D7D0]								
D7	D6	D5	D4	D3	D2	D1	D0		
ACK_TSD	ACK_TWAF	RN ACK_TPREW	Spare = 0	ACK_ISHORT	ACK_UVLO	ACK_IDCDC	ACK_PG		
Bi	t	•	•	Bit Descrip	otion				
ACK_	_PG	Power Good Sense A 0: Cleared 1: DCDC Power Goo	· ·						
ACK_IE	OCDC	DCDC Over Current Sense Acknowledgement 0: Cleared 1: DCDC Over Current Event detected							
ACK_L	JVLO	Under Voltage Sense 0: Cleared 1: Under Voltage Eve	· ·	nent					
ACK_IS	HORT	DCDC Short-Circuit 0: Cleared 1: DCDC Short circuit		· ·	nt				
ACK_TF	PREW	Thermal Pre Warning 0: Cleared 1: Thermal Pre Warn	•	J					
ACK_TWARN Thermal Warning Sense Acknowledgement 0: Cleared 1: Thermal Warning Event detected									
ACK_	TSD	Thermal Shutdown S 0: Cleared 1: Thermal Shutdown							

## **Table 14. INTERRUPT SENSE REGISTER**

Name: INTSEN					Address: 01h			
Type: R					Default: 000000	00b (00h)		
Trigger: N/A								
D7	D6		D5	D4	D3	D2	D1	D0
SEN_TSD	SEN_TWA	ARN	SEN_TPREW	Spare = 0	SEN_ISHORT	SEN_UVLO	SEN_IDCDC	SEN_PG
Bit						Bit Desc	cription	
SEN_PG Power Good Sense 0: DCDC Output Voltage below target 1: DCDC Output Voltage within nomin					al range			
SEN_IDC	DC	0: DC	C over current sens CDC output current CDC output current	is below limit				
SEN_UV	LO	0: Inp	r Voltage Sense out Voltage higher thout Voltage lower th					
SEN_ISHO	ORT	0: Sh	C Short-Circuit Pro ort-Circuit detected ort-Circuit not dete	not detected				
SEN_TPR	EW	0: Jui	mal Pre Warning Senction temperature nction temperature	below thermal				
SEN_TWARN Thermal Warning Sense 0: Junction temperature below therm 1: Junction temperature over thermal					•			
SEN_TS	SD.	0: Jui	mal Shutdown Sens nction temperature nction temperature	below thermal				

# **Table 15. INTERRUPT MASK REGISTER**

Name: INTMS	K				Address: 02h					
Type: RW					Default: See Reg	jister map				
Trigger: N/A										
D7	D6		D5	D4	D3	D2	D1	D0		
MSK_TSD	MSK_TWA	RN N	RN MSK_TPREW Spare = 1 MSK_ISHORT MSK_UVLO MSK_IDCDC MASK_							
Bit					Bit Descript	ion	•	•		
MSK_P	O	: Interru	aood interrupt so upt is Enabled upt is Masked	urce mask						
MSK_IDC	0	DCDC over current interrupt source mask 0: Interrupt is Enabled 1: Interrupt is Masked								
MSK_UV	l c	: Interru	oltage interrupt s upt is Enabled upt is Masked	source mask						
MSK_ISH	O	: Interru	Short–Circuit Pro upt is Enabled upt is Masked	tection source	mask					
MSK_TPF	o	: Interru	Pre Warning int upt is Enabled upt is Masked	errupt source n	nask					
MSK_TWARN Thermal Warning interrupt source mask 0: Interrupt is Enabled 1: Interrupt is Masked										
MSK_TS	0	: Interru	Shutdown interrupt is Enabled upt is Masked	upt source ma	sk					

# Table 16. PRODUCT ID REGISTER

Name: PID				Address: 03h						
Type: R				Default: 00011011b (20h)						
Trigger: N/A				Reset on N/A						
D7	D6	D5	D4	D3	D2	D1	D0			
PID_7	PID_6	PID_5	PID_4	PID_3	PID_2	PID_1	PID_0			

# **Table 17. REVISION ID REGISTER**

Name: RID				Address: 04h					
Type: R				Default: Metal					
Trigger: N/A									
D7	D6	D5	D4	D3	D2	D1	D0		
RID_7	RID_6	RID_5	RID_4	RID_3	RID_2	RID_1	RID_0		
Bit				Bit Descrip	otion				
RID[7	0]	Revision Identification 00000000: First Silico 00000001: Final Silico	on						

## **Table 18. FEATURE ID REGISTER**

Name: FID				Address: 05h				
Type: R			Default: See R	egister map				
Trigger: N/A								
D7	D6	D5	D4	D3	D2	D1	D0	
Spare	Spare	Spare	Spare	FID_3	FID_2	FID_1	FID_0	
Bit				Bit Description				
FID[3	0]	Feature Identification 00000000: NCV6356 00000001: NCV6356 00000010: NCV6356	6C 5.0 A, 1.15 V c 6B 5.0 A, 1.20 V c	onfiguration	ration			

# Table 19. DC TO DC VOLTAGE PROG (VSEL = 1) REGISTER

Name: PROGVSEL1					Address: 10h					
Type: RW			Default: See Re	egister map						
Trigger: N/A										
D7		D6	D5	D4	D3	D2	D1	D0		
ENVSEL1			•		VoutVSEL1[60]					
Bit					Bit Descript	tion				
VoutVSEL1[60]	COMMAN	ID.D0, o	r when VSE	EL pin functi	age when VSEL pin ion is disabled in re 75 mV (steps of 6.2	egister COMMANI		led in register		
ENVSEL1	EN Pin Ga 0: Disabled 1: Enabled	d	VSEL inter	nal signal =	High					

# Table 20. DC TO DC VOLTAGE PROG (VSEL = 0) REGISTER

Name: PROGVSEL0				Address: 11h			
Type: RW				Default: See Re	egister map		
Trigger: N/A							
D7	D6	D5	D4	D3	D2	D1	D0
ENVSEL0				VoutVSEL	.0[60]		
Bit				Bit Descr	iption		
VoutVSEL0[60]	ter COMMAI	ND.D0	•	voltage when VSE 393.75 mV (steps o	•	EL pin function is e	enabled in regis-
ENVSEL0	EN Pin Gatir 0: Disabled 1: Enabled	ng for VSEL	internal sign	al = Low			

# Table 21. POWER GOOD REGISTER

Name: PGOOD				Address: 12h				
Type: RW				Default: See F	Register map			
Trigger: N/A								
D7	D6	D5	D4	D3	D2	D1	D0	
Spare = 0	Spare = 0	Spare = 0	DISCHG	Spare = 0	Spare = 0	PGDVS	PGDCDC	
Bit			В	it Description	•		1	
PGDCDC	Power Good Ena 0 = Disabled 1 = Enabled	bling						
PGDVS	Power Good Acti 0 = Disabled 1 = Enabled	ve On DVS						
DISCHG	Active discharge 0 = Discharge pa 1 = Discharge pa	th disabled						

# **Table 22. TIMING REGISTER**

Name: TIME				Address: 13h			
Type: RW				Default: See Re	gister map		
Trigger: N/A							
D7	D6	D5	D4	D3	D2	D1	D0
	DELAY[2	0]	ים	VS[10]	Spare = 0	DBN_Tin	ne[10]
Bit	1			Bit Desc	ription		
DBN_Time[10] EN and VSEL debounce tim  00 = No debounce  01 = 1-2 us  10 = 2-3 us  11 = 3-4 us							
DVS[10] DVS Speed  00 = 6.25 mV step / 0.333 us  01 = 6.25 mV step / 0.666 us  10 = 6.25 mV step / 1.333 us  11 = 6.25 mV step / 2.666 us			/ 0.666 us / 1.333 us				
DELAY	[20]	Delay applied upor 000b = 0 ms - 111	• , ,	s of 2 ms)			

# **Table 23. COMMAND REGISTER**

Name: COMMAND					Address: 14h			
Type: RW					Default: See Register map			
Trigger: N/A								
D7	D6		D5	D4	D3	D2	D1	D0
PPWMVSEL0	PPWMVS	EL1 DVSMODE Sleep_Mode Spare = 0 Spare = 0 Spare VSELGT						
Bit					Bit Descrip	otion		
VSELG	Т	VSEL Pin Gating 0 = Disabled 1 = Enabled						
Sleep_Mode		Sleep mode 0 = Low Iq mode when EN and VSEL low 1 = Force product in sleep mode (when EN and VSEL are low)						
DVSMODE		DVS transition mode selection 0 = Auto 1 = Forced PPWM						
PPWMVSEL1		Operating mode for MODE internal signal = High 0 = Auto 1 = Forced PPWM						
PPWMVSEL0		Operating mode for MODE internal signal = Low 0 = Auto 1 = Forced PPWM						

#### **Table 24. LIMITS CONFIGURATION REGISTER**

Name: LIMCONF					Address: 16h				
Type: RW					Default: See Register map				
Trigger: N/A									
D7	D6		D5	D4	D3	D2	D1	D0	
IPEA	AK[10]	TPWTH[10]		Spare = 0	FORCERST	RSTSTATUS	REARM		
Bit		Bit Description							
REAF	RM	Rearming of device after TSD / ISHORT  0: No re-arming after TSD / ISHORT  1: Re-arming active after TSD / ISHORT with no reset of I <sup>2</sup> C registers: new power-up sequence is initiated with previously programmed I <sup>2</sup> C registers values							
RSTSTATUS		Reset Indicator Bit 0: Must be written to 0 after register reset 1: Default (loaded after Registers reset)							
FORCERST		Force Reset Bit 0 = Default value. Self cleared to 0 1: Force reset of internal registers to default							
TPWTH[10]		Thermal pre–Warning threshold settings $00 = 83^{\circ}C$ $01 = 94^{\circ}C$ $10 = 105^{\circ}C$ $11 = 116^{\circ}C$							
IPEAK		00 = 5 01 = 5 10 = 6	cor peak current 5.2 A (for 3.5 A of 5.8 A (for 4.0 A of 5.2 A (for 4.5 A of 5.8 A (for 5.0 A of	output current) output current) output current)					

#### APPLICATION INFORMATION




Figure 53. Typical Application Schematic

## **Output Filter Considerations**

The output filter introduces a double pole in the system at a frequency of:

$$f_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C}}$$

The NCV6356 internal compensation network is optimized for a typical output filter comprising a 330 nH inductor and 47 uF capacitor as describes in the basic application schematic in Figure 53.

#### Voltage Sensing Considerations

In order to regulate the power supply rail, the NCV6356 must sense its output voltage. The IC can support two sensing methods:

- Normal sensing: The FB pin should be connected to the output capacitor positive terminal (voltage to regulate).
- Remote sensing: The power supply rail sense should be made close to the system powered by the NCV6356.
   The voltage to the system is more accurate, since the PCB line impedance voltage drop is within the regulation loop. In this case, we recommend connecting

the FB pin to the system decoupling capacitor positive terminal.

## **Components Selection**

#### Inductor Selection

The inductance of the inductor is chosen such that the peak-to-peak ripple current  $I_{L\_PP}$  is approximately 20% to 50% of the maximum output current  $I_{OUT\_MAX}$ . This provides the best trade-off between transient response and output ripple. The inductance corresponding to a given current ripple is:

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot I_{L-PP}}$$

The selected inductor must have a saturation current rating higher than the maximum peak current which is calculated by:

$$I_{L\_MAX} = I_{OUT\_MAX} + \frac{I_{L\_PP}}{2}$$

The inductor must also have a high enough current rating to avoid self-heating. A low DCR is therefore preferred. Refer to Table 25 for recommended inductors.

**Table 25. INDUCTOR SELECTION** 

Supplier	Part #	Value (uH)	Size (L x I x T) (mm)	Saturation Current Max (A)	DCR Max at 25°C (mΩ)
Cyntec	PIFE20161B-R33MS-11	0.33	2.0 x 1.6 x 1.2	4.0	33
Cyntec	PIFE25201B-R33MS-11	0.33	2.5 x 2.0 x 1.2	5.2	17
Cyntec	PIFE32251B-R33MS-11	0.33	3.2 x 2.5 x 1.2	6.5	14

**Table 25. INDUCTOR SELECTION** 

Supplier	Part #	Value (uH)	Size (L x I x T) (mm)	Saturation Current Max (A)	DCR Max at 25°C (mΩ)
TOKO	DFE252012F-H-R33M	0.33	2.5 x 2.0 x 1.2	5.1	13
TOKO	DFE201612E-H-R33M	0.33	2.0 x 1.6 x 1.2	4.8	21
TOKO	FDSD0412-H-R33M	0.33	4.2 x 4.2 x 1.2	7.5	19
TDK	VLS252012HBX-R33M	0.33	2.5 x 2.0 x 1.2	5.3	25
TDK	SPM5030T-R35M	0.35	7.1 x 6.5 x 3.0	14.9	4
Chilisin	HEI201612A-R24M-AUDG	0.24	2.0 x 1.6 x 1.2	4.8	13.5

### **Output Capacitor Selection**

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For high transient load performance a high output capacitor value must be used. For a given peak–to–peak ripple current  $I_{L\_PP}$  in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three components as shown below.

$$V_{OUT\_PP} \approx V_{OUT\_PP(C)} + V_{OUT\_PP(ESR)} + V_{OUT\_PP(ESL)}$$

With:

$$V_{OUT\_PP(C)} = \frac{I_{L\_PP}}{8 \cdot C \cdot f_{SW}}$$

$$V_{OUT\ PP(ESR)} = I_{L\ PP} \cdot ESR$$

$$V_{OUT\_PP(ESL)} = \frac{L_{ESL}}{L} \cdot V_{IN}$$

Where the peak-to-peak ripple current is given by

$$I_{L_{-PP}} = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}$$

In applications with all ceramic output capacitors, the main ripple component of the output ripple is  $V_{OUT\_PP(C)}$ . The minimum output capacitance can be calculated based on a given output ripple requirement  $V_{OUT\_PP}$  in PPWM operation mode.

$$C_{MIN} = \frac{I_{L\_PP}}{8 \cdot V_{OUT\_PP} \cdot f_{SW}}$$

#### Input Capacitor Selection

One of the input capacitor selection requirements is the input voltage ripple. To minimize the input voltage ripple and get better decoupling at the input power supply rail, a ceramic capacitor is recommended due to low ESR and ESL.

The minimum input capacitance with respect to the input ripple voltage  $V_{\mbox{\footnotesize{IN}}\mbox{\footnotesize{PP}}}$  is

$$C_{IN\_MIN} = \frac{I_{OUT\_MAX} \cdot (D - D^2)}{V_{IN\_PP} \cdot f_{SW}} \quad \text{Where} \quad D = \frac{V_{OUT}}{V_{IN}}$$

In addition, the input capacitor must be able to absorb the input current, which has a RMS value of

$$I_{IN\_RMS} = I_{OUT\_MAX} \cdot \sqrt{D - D^2}$$

The input capacitor also must be sufficient to protect the device from over voltage spikes, and a 4.7 uF capacitor or greater is required. The input capacitor should be located as close as possible to the IC. All PGND pins must be connected together to the ground terminal of the input cap which then must be connected to the ground plane. All PVIN pins must be connected together to the Vbat terminal of the input cap which then connects to the Vbat plane.

#### **Power Capability**

The NCV6356's power capability is driven by the difference in temperature between the junction  $(T_J)$  and ambient  $(T_A)$ , the junction–to–ambient thermal resistance  $(R\theta_{JA})$ , and the on–chip power dissipation  $(P_{IC})$ .

The on-chip power dissipation  $P_{IC}$  can be determined as  $P_{IC} = P_T - P_L$  with the total power losses  $P_T$  being  $P_T = V_{OUT} \cdot I_{OUT} \cdot \left(\frac{1}{\eta} - 1\right)$  where  $\eta$  is the efficiency and  $P_L$ 

the simplified inductor power losses  $P_{L} = I_{LOAD}^{-2} \cdot DCR$ 

Now the junction temperature  $T_J$  can easily be calculated as  $T_J = R\theta_{JA} \cdot P_{IC} + T_A$ 

Please note that the  $T_J$  should stay within the recommended operating conditions.

The  $R\theta_{JA}$  is a function of the PCB layout (number of layers and copper and PCB size). For example, the NCV6356 mounted on the EVB has a  $R\theta_{JA}$  about 30°C/W.

#### **Layout Considerations**

#### Electrical Rules

Good electrical layout is key to proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and the input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW track should be wide and short to reduce losses and noise radiation.
- It is recommended to have separated ground planes for PGND and AGND and connect the two planes at one point. Try to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.
- Arrange a "quiet" path for output voltage sense, and make it surrounded by a ground plane.

#### Thermal Rules

Good PCB layout improves the thermal performance and thus allows for high power dissipation even with a small IC package. Thermal layout guidelines are:

- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- Use multiple vias around the IC to connect the inner ground layers to reduce thermal impedance.
- Use a large and thick copper area especially in the top layer for good thermal conduction and radiation.
- Use two layers or more for the high current paths (PVIN, PGND, SW) in order to split current into different paths and limit PCB copper self-heating.

## Component Placement

- Input capacitor placed as close as possible to the IC.
- PVIN directly connected to Cin input capacitor, and then connected to the Vin plane. Local mini planes used on the top layer (green) and the layer just below the top layer (yellow) with laser vias.
- AVIN connected to the Vin plane just after the capacitor.

- AGND directly connected to the GND plane.
- PGND directly connected to Cin input capacitor, and then connected to the GND plane: Local mini planes used on the top layer (green) and the layer just below the top layer (yellow) with laser vias.




Figure 54. Placement Recommendation




Figure 55. Demo Board Example (INTB not used)

## **Table 26. ORDERING INFORMATION**

OPN	Marking	Configuration	Package	Shipping <sup>†</sup>
NCV6356CMTWTXG	6356C	5.0 A 1.150 V / 1.150 V	DFN 3.0 x 4.0 mm (Pb-Free)	3,000 Tape & Reel
NCV6356BMTWTXG	6356B	5.0 A 1.200 V / 1.200 V	DFN 3.0 x 4.0 mm (Pb-Free)	3,000 Tape & Reel
NCV6356QMTWTXG	6356Q	5.0 A 0.875 V / 0.906 V	DFN 3.0 x 4.0 mm (Pb-Free)	3,000 Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


# Demo board available:

 The NCV6356GEVB/D evaluation board that configures the device in typical application to supply constant voltage.




**DATE 11 OCT 2019** 







PLATED -SURFACES







- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO THE PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.









SECTION C-C

DETAIL B

BOTTOM VIEW **GENERIC** 




XXXXX = Specific Device Code Α = Assembly Location

= Year WW = Work Week = Pb-Free Package

(\*Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering detalls, please download the IIN Seniconductor Soldering and Mounting Techniques Reference Manual, SCILDERRM/D.

DOCUMENT NUMBER:	98AON13091G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	' '
DESCRIPTION:	WDFNW14 4x3. 0.5P	•	PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.