

# **Dual Operational Transconductance Amplifier**

# **NE5517**

The NE5517 contains two current-controlled transconductance amplifiers, each with a differential input and push-pull output. The NE5517 offers significant design and performance advantages over similar devices for all types of programmable gain applications. Circuit performance is enhanced through the use of linearizing diodes at the inputs which enable a 10 dB signal-to-noise improvement referenced to 0.5% THD. The NE5517 is suited for a wide variety of industrial and consumer applications.

Constant impedance of the buffers on the chip allow general use of the NE5517. These buffers are made of Darlington transistors and a biasing network that virtually eliminate the change of offset voltage due to a burst in the bias current  $I_{ABC}$ , hence eliminating the audible noise that could otherwise be heard in high quality audio applications.

# **Features**

- Constant Impedance Buffers
- ΔV<sub>BE</sub> of Buffer is Constant with Amplifier I<sub>BIAS</sub> Change
- Excellent Matching Between Amplifiers
- Linearizing Diodes
- High Output Signal-to-Noise Ratio
- This is a Pb-Free Device

# **Applications**

- Multiplexers
- Timers
- Electronic Music Synthesizers
- Dolby® HX Systems
- Current-Controlled Amplifiers, Filters
- Current-Controlled Oscillators, Impedances



SOIC-16 D SUFFIX CASE 751B

#### **MARKING DIAGRAM**



xx = NE

= Assembly Location


WL = Wafer Lot

YY, Y = Year

WW = Work Week

G = Pb-Free Package

#### **PIN CONNECTIONS**



# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

# **PIN DESCRIPTION**

| Pin No. | Symbol                | Description            |
|---------|-----------------------|------------------------|
| 1       | I <sub>ABCa</sub>     | Amplifier Bias Input A |
| 2       | Da                    | Diode Bias A           |
| 3       | +IN <sub>a</sub>      | Non-inverted Input A   |
| 4       | -IN <sub>a</sub>      | Inverted Input A       |
| 5       | VO <sub>a</sub>       | Output A               |
| 6       | V-                    | Negative Supply        |
| 7       | IN <sub>BUFFERa</sub> | Buffer Input A         |
| 8       | VO <sub>BUFFERa</sub> | Buffer Output A        |
| 9       | VO <sub>BUFFERb</sub> | Buffer Output B        |
| 10      | IN <sub>BUFFERb</sub> | Buffer Input B         |
| 11      | V+                    | Positive Supply        |
| 12      | VO <sub>b</sub>       | Output B               |
| 13      | -IN <sub>b</sub>      | Inverted Input B       |
| 14      | +IN <sub>b</sub>      | Non-inverted Input B   |
| 15      | D <sub>b</sub>        | Diode Bias B           |
| 16      | I <sub>ABCb</sub>     | Amplifier Bias Input B |





Figure 1. Circuit Schematic



NOTE: V+ of output buffers and amplifiers are internally connected.

Figure 2. Connection Diagram

# **MAXIMUM RATINGS**

| Rating   | Symbol           | Value                              | Unit |
|--|------------------|------------------------------------|------|
| Supply Voltage (Note 1)  | V <sub>S</sub>   | 44 V <sub>DC</sub> or ±22          | V    |
| Power Dissipation, T <sub>amb</sub> = 25 °C (Still Air) (Note 2) | P <sub>D</sub>   | 1125                               | mW   |
| Thermal Resistance, Junction-to-Ambient                          | $R_{	hetaJA}$    | 140                                | °C/W |
| Differential Input Voltage                                       | V <sub>IN</sub>  | ±5.0                               | V    |
| Diode Bias Current   | I <sub>D</sub>   | 2.0                                | mA   |
| Amplifier Bias Current   | I <sub>ABC</sub> | 2.0                                | mA   |
| Output Short-Circuit Duration                                    | I <sub>sc</sub>  | Indefinite                         |      |
| Buffer Output Current (Note 3)                                   | Гоит             | 20                                 | mA   |
| Operating Temperature Range                                      | T <sub>amb</sub> | 0 °C to +70 °C                     | °C   |
| Operating Junction Temperature                                   | T <sub>J</sub>   | 150                                | °C   |
| DC Input Voltage   | V <sub>DC</sub>  | +V <sub>S</sub> to -V <sub>S</sub> |      |
| Storage Temperature Range  | T <sub>stg</sub> | -65 °C to +150 °C                  | °C   |
| Lead Soldering Temperature (10 sec max)                          | T <sub>sld</sub> | 230                                | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. For selections to a supply voltage above ±22 V, contact factory.
- The following derating factors should be applied above 25 °C
   D package at 7.1 mW/°C.
- 3. Buffer output current should be limited so as to not exceed package dissipation.

# **ELECTRICAL CHARACTERISTICS** (Note 4)

| Characteristic                                | Test Conditions  | Symbol               | Min          | Тур            | Max        | Unit  |
|---|--|----------------------|--------------|----------------|------------|-------|
| Input Offset Voltage                          | Overtemperature Range  | V <sub>OS</sub>      |              | 0.4            | 5.0<br>5.0 | mV    |
| $\Delta V_{OS}/\Delta T$                      | I <sub>ABC</sub> 5.0 μA  Avg. TC of Input Offset Voltage   |                      |              | 7.0            | 5.0        | μV/°C |
| V <sub>OS</sub> Including Diodes              | Diode Bias Current (I <sub>D</sub> ) = 500 μA  |                      |              | 0.5            | 5          | mV    |
| Input Offset Change                           | 5.0 μA ≤ I <sub>ABC</sub> ≤ 500 μA   | V <sub>OS</sub>      |              | 0.1            |            | mV    |
| Input Offset Current                          | 212 km = 1400 = 222 km   | I <sub>OS</sub>      |              | 0.1            | 0.6        | μА    |
| $\Delta I_{OS}/\Delta T$                      | Avg. TC of Input Offset Current  |                      |              | 0.001          |            | μΑ/°C |
| Input Bias Current                            | Overtemperature Range  | I <sub>BIAS</sub>    |              | 0.4<br>1.0     | 5.0<br>8.0 | μΑ    |
| $\Delta I_{B}/\Delta T$                       | Avg. TC of Input Current   |                      |              | 0.01           |            | μΑ/°C |
| Forward Transconductance                      | Overtemperature Range  | 9м                   | 6700<br>5400 | 9600           | 13000      | μmho  |
| g <sub>M</sub> Tracking                       |  |                      |              | 0.3            |            | dB    |
| Peak Output Current                           | $\begin{array}{c} R_L=0,I_{ABC}=5.0\;\mu\text{A}\\ R_L=0,I_{ABC}=500\;\mu\text{A}\\ R_L=0,\text{Overtemperature}\\ \text{Range} \end{array}$ | I <sub>OUT</sub>     | 350<br>300   | 5.0<br>500     | 650        | μΑ    |
| Peak Output Voltage<br>Positive<br>Negative   | $R_{L} = \infty$ , 5.0 $\mu A \le I_{ABC} \le 500 \ \mu A$<br>$R_{L} = \infty$ , 5.0 $\mu A \le I_{ABC} \le 500 \ \mu A$                     | V <sub>OUT</sub>     | +12<br>-12   | +14.2<br>-14.4 |            | V     |
| Supply Current                                | I <sub>ABC</sub> = 500 μA, both channels   | I <sub>CC</sub>      |              | 2.6            | 4.0        | mA    |
| V <sub>OS</sub> Sensitivity Positive Negative | $\Delta$ V <sub>OS</sub> / $\Delta$ V+ $\Delta$ V <sub>OS</sub> / $\Delta$ V-  |                      |              | 20<br>20       | 150<br>150 | μV/V  |
| Common-mode Rejection Ration                  |  | CMRR                 | 80           | 110            |            | dB    |
| Common-mode Range                             |  |                      | ±12          | ±13.5          |            | V     |
| Crosstalk                                     | Referred to Input (Note 5)<br>20 Hz < f < 20 kHz   |                      |              | 100            |            | dB    |
| Differential Input Current                    | I <sub>ABC</sub> = 0, Input = ±4.0 V   | I <sub>IN</sub>      |              | 0.02           | 100        | nA    |
| Leakage Current                               | I <sub>ABC</sub> = 0 (Refer to Test Circuit)   |                      |              | 0.2            | 100        | nA    |
| Input Resistance                              |  | R <sub>IN</sub>      | 10           | 26             |            | kΩ    |
| Open-loop Bandwidth                           |  | B <sub>W</sub>       |              | 2.0            |            | MHz   |
| Slew Rate                                     | Unity Gain Compensated   | SR                   |              | 50             |            | V/μs  |
| Buffer Input Current                          | 5  | IN <sub>BUFFER</sub> |              | 0.4            | 5.0        | μΑ    |
| Peak Buffer Output Voltage                    | 5  | VO <sub>BUFFER</sub> | 10           |                |            | V     |
| $\Delta V_{BE}$ of Buffer                     | Refer to Buffer V <sub>BE</sub> Test<br>Circuit (Note 6)   |                      |              | 0.5            | 5.0        | mV    |

These specifications apply for V<sub>S</sub> = ±15 V, T<sub>amb</sub> = 25°C, amplifier bias current (I<sub>ABC</sub>) = 500 μA, Pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open.
 These specifications apply for V<sub>S</sub> = ±15 V, I<sub>ABC</sub> = 500 μA, R<sub>OUT</sub> = 5.0 kΩ connected from the buffer output to -V<sub>S</sub> and the input of the buffer is connected to the transconductance amplifier output.
 V<sub>S</sub> = ±15, R<sub>OUT</sub> = 5.0 kΩ connected from Buffer output to -V<sub>S</sub> and 5.0 μA ≤ I<sub>ABC</sub> ≤ 500 μA.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Input Offset Voltage




Figure 4. Input Bias Current




Figure 5. Input Bias Current




Figure 6. Peak Output Current




Figure 7. Peak Output Voltage and Common-Mode Range




Figure 8. Leakage Current




Figure 9. Input Leakage




Figure 10. Transconductance






Figure 11. Input Resistance

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)








Figure 12. Amplifier Bias Voltage vs. Amplifier Bias Current

Figure 13. Input and Output Capacitance

Figure 14. Distortion vs. Differential Input Voltage




Figure 15. Voltage vs. Amplifier Bias Current




Figure 16. Noise vs. Frequency




Figure 17. Leakage Current Test Circuit




Figure 18. Differential Input Current Test Circuit




Figure 19. Buffer V<sub>BE</sub> Test Circuit

# **APPLICATIONS**




Figure 20. Unity Gain Follower

#### **CIRCUIT DESCRIPTION**

The circuit schematic diagram of one-half of the NE5517, a dual operational transconductance amplifier with linearizing diodes and impedance buffers, is shown in Figure 21.

# **Transconductance Amplifier**

The transistor pair,  $Q_4$  and  $Q_5$ , forms a transconductance stage. The ratio of their collector currents ( $I_4$  and  $I_5$ , respectively) is defined by the differential input voltage,  $V_{IN}$ , which is shown in Equation 1.

$$V_{IN} = \frac{KT}{q} \ln \frac{I_5}{I_4}$$
 (eq. 1)

Where  $V_{IN}$  is the difference of the two input voltages  $KT \cong 26 \text{ mV}$  at room temperature (300°k).

Transistors  $Q_1$ ,  $Q_2$  and diode  $D_1$  form a current mirror which focuses the sum of current  $I_4$  and  $I_5$  to be equal to amplifier bias current  $I_B$ :

$$I_4 + I_5 = I_B$$
 (eq. 2)

If  $V_{IN}$  is small, the ratio of  $I_5$  and  $I_4$  will approach unity and the Taylor series of In function can be approximated as

$$\frac{KT}{q} \ln \frac{I_5}{I_4} \approx \frac{KT}{q} \frac{I_5 - I_4}{I_4}$$
 (eq. 3)

$$\begin{split} \frac{KT}{q} In \frac{I_5}{I_4} &\approx \frac{KT}{q} \frac{I_5 - I_4}{1/2I_B} = \frac{2KT}{q} \frac{I_5 - I_4}{I_B} = V_{IN} \quad \text{(eq. 4)} \\ I_5 - I_4 &= V_{IN} \frac{\left(I_B^{\ q}\right)}{2KT} \end{split}$$

The remaining transistors ( $Q_6$  to  $Q_{11}$ ) and diodes ( $D_4$  to  $D_6$ ) form three current mirrors that produce an output current equal to  $I_5$  minus  $I_4$ . Thus:

$$V_{IN}\left(I_{B}\frac{q}{2KT}\right) = I_{O}$$
 (eq. 5)

The term  $\frac{\left(I_{B}^{q}\right)}{2KT}$  is then the transconductance of the amplifier and is proportional to  $I_{B}$ .




Figure 21. Circuit Diagram of NE5517

#### **Linearizing Diodes**

For  $V_{IN}$  greater than a few millivolts, Equation 3 becomes invalid and the transconductance increases non-linearly. Figure 22 shows how the internal diodes can linearize the transfer function of the operational amplifier. Assume  $D_2$  and  $D_3$  are biased with current sources and the input signal current is  $I_S$ . Since  $I_4 + I_5 = I_B$  and  $I_5 - I_4 = I_0$ , that is:  $I_4 = (I_B - I_0)$ ,  $I_5 = (I_B + I_0)$ 




Figure 22. Linearizing Diode

For the diodes and the input transistors that have identical geometries and are subject to similar voltages and temperatures, the following equation is true:

$$\frac{T}{q} \ln \frac{\frac{I_D}{2} + I_S}{\frac{I_D}{2} - I_S} = \frac{KT}{q} \ln \frac{1/2(I_B + I_O)}{1/2(I_B - I_O)}$$

$$I_O = I_S \frac{2^{I}B}{I_D} \text{ for } |I_S| < \frac{I_D}{2}$$
(eq. 6)

The only limitation is that the signal current should not exceed  $I_{\rm D}$ .

#### Impedance Buffer

The upper limit of transconductance is defined by the maximum value of  $I_B$  (2.0 mA). The lowest value of  $I_B$  for which the amplifier will function therefore determines the overall dynamic range. At low values of  $I_B$ , a buffer with very low input bias current is desired. A Darlington amplifier with constant-current source ( $Q_{14}$ ,  $Q_{15}$ ,  $Q_{16}$ ,  $D_7$ ,  $D_8$ , and  $R_1$ ) suits the need.

# **APPLICATIONS**

#### Voltage-Controlled Amplifier

In Figure 23, the voltage divider R<sub>2</sub>, R<sub>3</sub> divides the input-voltage into small values (mV range) so the amplifier operates in a linear manner.

It is:

$$\begin{split} I_{OUT} &= -V_{IN} \cdot \frac{R_3}{R_2 + R_3} \cdot g_M; \\ V_{OUT} &= I_{OUT} \cdot R_L; \\ A &= \frac{V_{OUT}}{V_{IN}} = \frac{R_3}{R_2 + R_3} \cdot g_M \cdot R_L \\ &\quad (3) \ g_M = 19.2 \ I_{ABC} \\ (g_M \ in \ \mu mhos \ for \ I_{ABC} \ in \ mA) \end{split}$$

Since  $g_M$  is directly proportional to  $I_{ABC}$ , the amplification is controlled by the voltage  $V_C$  in a simple way.

When  $V_C$  is taken relative to  $-V_{CC}$  the following formula is valid:

$$I_{ABC} = \frac{(V_C - 1.2V)}{R_1}$$

The 1.2 V is the voltage across two base-emitter baths in the current mirrors. This circuit is the base for many applications of the NE5517.




Figure 23.

# **Stereo Amplifier With Gain Control**

Figure 24 shows a stereo amplifier with variable gain via a control input. Excellent tracking of typical 0.3 dB is easy to achieve. With the potentiometer,  $R_{\rm B}$  the offset can be adjusted. For AC-coupled amplifiers, the potentiometer may be replaced with two 510  $\Omega$  resistors.

#### **Modulators**

Because the transconductance of an OTA (Operational Transconductance Amplifier) is directly proportional to  $I_{ABC}$ , the amplification of a signal can be controlled easily. The output current is the product from transconductance×input voltage. The circuit is effective up to approximately 200 kHz. Modulation of 99% is easy to achieve.




Figure 24. Gain-Controlled Stereo Amplifier




Figure 25. Amplitude Modulator

#### Voltage-Controlled Resistor (VCR)

Because an OTA is capable of producing an output current proportional to the input voltage, a voltage variable resistor can be made. Figure 26 shows how this is done. A voltage presented at the  $R_{\rm X}$  terminals forces a voltage at the input. This voltage is multiplied by  $g_{\rm M}$  and thereby forces a current through the  $R_{\rm X}$  terminals:

$$R_{x} = \frac{R + R_{A}}{g_{M} + R_{A}}$$

where  $g_M$  is approximately 19.21  $\mu$ MHOs at room temperature. Figure 27 shows a Voltage Controlled Resistor using linearizing diodes. This improves the noise performance of the resistor.

# **Voltage-Controlled Filters**

Figure 28 shows a Voltage Controlled Low-Pass Filter. The circuit is a unity gain buffer until  $X_C/g_M$  is equal to  $R/R_A$ . Then, the frequency response rolls off at a 6dB per octave with the -3 dB point being defined by the given equations. Operating in the same manner, a Voltage Controlled High-Pass Filter is shown in Figure 29. Higher order filters can be made using additional amplifiers as shown in Figures 30 and 31.

#### **Voltage-Controlled Oscillators**

Figure 32 shows a voltage-controlled triangle-square wave generator. With the indicated values a range from 2.0 Hz to 200 kHz is possible by varying  $I_{ABC}$  from 1.0 mA to 10  $\mu$ A.

The output amplitude is determined by  $I_{OUT} \times R_{OUT}$ .

Please notice the differential input voltage is not allowed to be above 5.0 V.

With a slight modification of this circuit you can get the sawtooth pulse generator, as shown in Figure 33.

#### **APPLICATION HINTS**

To hold the transconductance  $g_M$  within the linear range,  $I_{ABC}$  should be chosen not greater than 1.0 mA. The current mirror ratio should be as accurate as possible over the entire current range. A current mirror with only two transistors is not recommended. A suitable current mirror can be built with a PNP transistor array which causes excellent matching and thermal coupling among the transistors. The output current range of the DAC normally reaches from 0 to -2.0 mA. In this application, however, the current range is set through  $R_{REF}$  (10 k $\Omega$ ) to 0 to -1.0 mA.

$$I_{DACMAX} = 2 \cdot \frac{V_{REF}}{R_{REF}} = 2 \cdot \frac{5V}{10k\Omega} = 1mA$$




Figure 26. VCR






Figure 27. VCR with Linearizing Diodes



NOTE: 
$$f_O \ = \ \frac{R_A \ g_M}{g(R \ + \ RA) \ 2\pi C} \label{eq:fO}$$

Figure 28. Voltage-Controlled Low-Pass Filter



NOTE: 
$$f_O \ = \ \frac{R_A \ g_M}{g(R \ + \ RA) \ 2\pi C} \label{eq:fO}$$

Figure 29. Voltage-Controlled High-Pass Filter




Figure 30. Butterworth Filter - 2nd Order




Figure 31. State Variable Filter




Figure 32. Triangle-Square Wave Generator (VCO)




Figure 33. Sawtooth Pulse VCO

# **ORDERING INFORMATION**

| Device     | Temperature Range | Package              | Shipping <sup>†</sup> |
|------------|-------------------|----------------------|-----------------------|
| NE5517DR2G | 0 to +70 °C       | SOIC-16<br>(Pb-Free) | 2500 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>

Intel is a registered trademark of Intel Corporation in the U.S. and/or other countries.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIN | METERS | INCHES    |       |  |  |
|-----|--------|--------|-----------|-------|--|--|
| DIM | MIN    | MAX    | MIN       | MAX   |  |  |
| Α   | 9.80   | 10.00  | 0.386     | 0.393 |  |  |
| В   | 3.80   | 4.00   | 0.150     | 0.157 |  |  |
| C   | 1.35   | 1.75   | 0.054     | 0.068 |  |  |
| D   | 0.35   | 0.49   | 0.014     | 0.019 |  |  |
| F   | 0.40   | 1.25   | 0.016     | 0.049 |  |  |
| G   | 1.27   | BSC    | 0.050 BSC |       |  |  |
| J   | 0.19   | 0.25   | 0.008     | 0.009 |  |  |
| K   | 0.10   | 0.25   | 0.004     | 0.009 |  |  |
| M   | 0°     | 7°     | 0°        | 7°    |  |  |
| Р   | 5.80   | 6.20   | 0.229     | 0.244 |  |  |
| R   | 0.25   | 0.50   | 0.010     | 0.019 |  |  |

| STYLE 1: |               | STYLE 2: |               | STYLE 3: |                     | STYLE 4: |                |                |   |
|----------|---------------|----------|---------------|----------|---------------------|----------|----------------|----------------|---|
| PIN 1.   | COLLECTOR     | PIN 1.   | CATHODE       | PIN 1.   | COLLECTOR, DYE #1   | PIN 1.   | COLLECTOR, DYE | #1             |   |
| 2.       | BASE          | 2.       | ANODE         | 2.       | BASE, #1            | 2.       | COLLECTOR, #1  |                |   |
| 3.       | EMITTER       | 3.       | NO CONNECTION | 3.       | EMITTER, #1         | 3.       | COLLECTOR, #2  |                |   |
| 4.       | NO CONNECTION | 4.       | CATHODE       | 4.       | COLLECTOR, #1       | 4.       | COLLECTOR, #2  |                |   |
| 5.       | EMITTER       | 5.       | CATHODE       | 5.       | COLLECTOR, #2       | 5.       | COLLECTOR, #3  |                |   |
| 6.       | BASE          | 6.       | NO CONNECTION | 6.       | BASE, #2            | 6.       | COLLECTOR, #3  |                |   |
| 7.       | COLLECTOR     | 7.       | ANODE         | 7.       | EMITTER, #2         | 7.       | COLLECTOR, #4  |                |   |
| 8.       | COLLECTOR     | 8.       | CATHODE       | 8.       | COLLECTOR, #2       | 8.       | COLLECTOR, #4  |                |   |
| 9.       | BASE          | 9.       | CATHODE       | 9.       | COLLECTOR, #3       | 9.       | BASE, #4       |                |   |
| 10.      | EMITTER       | 10.      | ANODE         | 10.      | BASE, #3            | 10.      | EMITTER, #4    |                |   |
| 11.      | NO CONNECTION | 11.      | NO CONNECTION | 11.      | EMITTER, #3         | 11.      | BASE, #3       |                |   |
| 12.      | EMITTER       | 12.      | CATHODE       | 12.      | COLLECTOR, #3       | 12.      | EMITTER, #3    |                |   |
| 13.      | BASE          | 13.      | CATHODE       | 13.      | COLLECTOR, #4       | 13.      | BASE, #2       | COL DEDING     | FOOTPRINT                               |
| 14.      | COLLECTOR     | 14.      | NO CONNECTION | 14.      | BASE, #4            | 14.      | EMITTER, #2    | SOLDERING      | 3 FOOTPRINT                             |
| 15.      | EMITTER       | 15.      | ANODE         | 15.      | EMITTER, #4         | 15.      | BASE, #1       |                | 8X                                      |
| 16.      | COLLECTOR     | 16.      | CATHODE       | 16.      | COLLECTOR, #4       | 16.      | EMITTER, #1    |                | 5.40 <del>→</del>                       |
|          |               |          |               |          |                     |          |                | 7              | ,.40                                    |
| STYLE 5: |               | STYLE 6: |               | STYLE 7: |                     |          |                |                | 16X 1.12 <                              |
| PIN 1.   | DRAIN, DYE #1 |          | CATHODE       | PIN 1.   | SOURCE N-CH         |          |                |                |   |
| 2.       | DRAIN, #1     |          | CATHODE       | 2.       | COMMON DRAIN (OUTPU | T)       |                | . 1            | 16                                      |
| 3.       | DRAIN, #2     | 3.       |               | 3.       | COMMON DRAIN (OUTPU |          |                | <b>↓ └──</b> · | " 🗀                                     |
| 4.       | DRAIN, #2     | 4.       | CATHODE       | 4.       | GATE P-CH           | .,       |                | <del>-</del> — |   |
| 5.       | DRAIN, #3     | 5.       | CATHODE       | 5.       | COMMON DRAIN (OUTPU | T)       | 16             | 5X <b>T</b>    |   |
| 6.       | DRAIN, #3     | 6.       | CATHODE       | 6.       | COMMON DRAIN (OUTPU |          | 0.5            | iii I          | ' <u> </u>                              |
| 7.       | DRAIN, #4     | 7.       | CATHODE       | 7.       | COMMON DRAIN (OUTPU |          | 0.0            | 56             | 1                                       |
| 8.       | DRAIN, #4     | 8.       | CATHODE       | 8.       | SOURCE P-CH         | .,       |                |                |   |
| 9.       | GATE, #4      | 9.       | ANODE         | 9.       | SOURCE P-CH         |          |                |                |   |
| 10.      | SOURCE, #4    | 10.      | ANODE         | 10.      | COMMON DRAIN (OUTPU | T)       |                |                |   |
| 11.      | GATE, #3      | 11.      | ANODE         | 11.      | COMMON DRAIN (OUTPU |          |                |                |   |
| 12.      | SOURCE, #3    | 12.      | ANODE         | 12.      | COMMON DRAIN (OUTPU |          |                |                |   |
| 13.      | GATE, #2      | 13.      | ANODE         | 13.      | GATE N-CH           | ,        |                |                |   |
| 14.      | SOURCE, #2    | 14.      | ANODE         | 14.      | COMMON DRAIN (OUTPU | T)       |                |                | — VPITCH                                |
| 15.      | GATE, #1      | 15.      | ANODE         | 15.      | COMMON DRAIN (OUTPU |          |                |                | <u>+-+</u> -                            |
| 16.      | SOURCE, #1    | 16.      | ANODE         | 16.      | SOURCE N-CH         | •        |                |                |   |
|          | *             |          |               |          |                     |          |                | <b>□</b> 8     | 9 + - + -                               |
|          |               |          |               |          |                     |          |                | <b>—</b> -     | _ · · · · · · · · · · · · · · · · · · · |
|          |               |          |               |          |                     |          |                |                | DIMENSIONS, MILLIMETERS                 |
|          |               |          |               |          |                     |          |                |                | DIMENSIONS: MILLIMETERS                 |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|------------------|-------------|--|-------------|--|--|
| DESCRIPTION:     | SOIC-16     |  | PAGE 1 OF 1 |  |  |

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.