onsemi

ASPM 27 Series

Automotive 3–Phase 650 V 50 A Smart Power Module

NFVA35065L42

General Description

NFVA35065L42 is an advanced Automotive SPM[®] module providing a fully-featured, high-performance inverter output stage for hybrid and electric vehicles. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts, over-current shutdown, thermal monitoring of drive IC, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

Features

- Automotive SPM in 27 Pin DIP Package
- AEC & AQG324 Qualified and PPAP Capable
- 650 V/50 A 3-Phase IGBT Inverter with Integral Gate Drivers and Protections
- 175°C Guaranteed Short–Circuit Rated FS Trench IGBTs with Low Vce(sat) and Fast Switching
- Outstanding Thermal Resistance Using Al₂O₃ DBC Substrate
- Separated Open-Emitter Pins from Low-Side IGBTs for Three-Phase Current Sensing
- Single–Grounded Power Supply
- LVIC Temperature-Sensing Built-In for Temperature Monitoring
- Isolation Rating: 2500 V_{rms}/1 min.
- Pb-Free and RoHS Compliant
- UI1557 Certified (File No. E209204) and UL94V-0 Compliant

Applications

- Automotive High Voltage Auxiliary Motors
 - Climate e–Compressors
 - Oil / Water Pumps
 - Super / Turbo Chargers
 - Variety Fans

Related Resources


- <u>AND9800</u> Automotive Smart Power Module, 650 V ASPM27 Series
- <u>AN-9086</u> SPM 3 Package Mounting Guide



3D Package Drawing (Click to Activate 3D Content)

> ASPM27-CCA CASE MODCB

MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.


Integrated Power Functions

• 650 V-50 A IGBT inverter for three-phase DC/AC power conversion (Refer to Figure 2)

Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: gate drive circuit, high-voltage isolated high-speed level shifting control circuit, Under-Voltage Lock-Out Protection (UVLO)
- For inverter low-side IGBTs: gate drive circuit, Short-Circuit Protection (SCP) control supply circuit, Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UVLO (low-side supply) and SC faults
- Input interface: active-HIGH interface, works with 3.3/5 V logic, Schmitt-trigger input


PIN CONFIGURATION



PIN DESCRIPTIONS

Pin Number	Pin Name	Pin Description
1	V _{DD(L)}	Low-Side Common Bias Voltage for IC and IGBTs Driving
2	COM	Common Supply Ground
3	IN _(UL)	Signal Input for Low-Side U-Phase
4	IN _(VL)	Signal Input for Low-Side V-Phase
5	IN _(WL)	Signal Input for Low-Side W-Phase
6	V _{FO}	Fault Output
7	V _{TS}	Output for LVIC Temperature Sensing Voltage Output
8	C _{SC}	Shut Down Input for Short-Circuit Current Detection Input
9	IN _(UH)	Signal Input for High-Side V-Phase
10	V _{DD(UH)}	High-Side Common Bias Voltage for IC and IGBTs Driving
11	V _{B(U)}	High-Side Bias Voltage for U-Phase IGBT Driving
12	V _{S(U)}	High-Side Bias Voltage Ground for U-Phase IGBT Driving
13	IN _(VH)	Signal Input for High-Side V-Phase
14	V _{DD(VH)}	High-Side Common Bias Voltage for IC and IGBTs Driving
15	V _{B(V)}	High-Side Bias Voltage for V-Phase IGBT Driving
16	V _{S(V)}	High-Side Bias Voltage Ground for V-Phase IGBT Driving
17	IN _(WH)	Signal Input for High-Side W-Phase
18	V _{DD(WH)}	High-Side Common Bias Voltage for IC and IGBTs Driving
19	V _{B(W)}	High-Side Bias Voltage for W-Phase IGBT Driving
20	V _{S(W)}	High-Side Bias Voltage Ground for W-Phase IGBT Driving
21	NU	Negative DC-Link Input for U-Phase
22	N _V	Negative DC-Link Input for V-Phase
23	N _W	Negative DC-Link Input for W-Phase
24	U	Output for U-Phase
25	V	Output for V-Phase
26	W	Output for W-Phase
27	Р	Positive DC-Link Input

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS



NOTES:

- 1. Inverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT, and one control IC. It has gate drive and protection functions.
- 2. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.
- 3. Inverter high-side is composed of three IGBTs, freewheeling diodes, and three drive ICs for each IGBT.

Figure 2. Internal Block Diagram

ABSOLUTE MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Symbol	Parameter	Conditions	Rating	Unit						
INVERTER PAR	NVERTER PART									
V _{PN}	Supply Voltage	Applied between $P-N_U$, N_V , N_W	500	V						
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between $P-N_U$, N_V , N_W	575	V						
V _{CES}	Collector-Emitter Voltage		650	V						
±I _C	Each IGBT Collector Current	T_{C} = 100°C, V_{DD} \geq 15 V, T_{J} \leq 175°C (Note 4)	50	A						
±I _{CP}	Each IGBT Collector Current (Peak)	T_C = 25°C, T_J \leq 175°C, Under 1 ms Pulse Width (Note 4)	100	A						
P _C	Collector Dissipation	T _C = 25°C per One Chip (Note 4)	115	W						
TJ	Operating Junction Temperature	IGBT and Diode	-40~175	°C						
		Driver IC	-40~150							

CONTROL PART

V _{DD}	Control Supply Voltage	Applied between V _{DD(H)} , V _{DD(L)} -COM	20	V
V _{BS}	High-Side Control Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \ V_{B(W)} - V_{S(W)}$	20	V
V _{IN}	Input Signal Voltage	$\begin{array}{l} \text{Applied between IN}_{(\text{UH})}, \text{IN}_{(\text{VH})}, \text{IN}_{(\text{WH})}, \\ \text{IN}_{(\text{UL})}, \text{IN}_{(\text{VL})}, \text{IN}_{(\text{WL})}-\text{COM} \end{array}$	-0.3~V _{DD} +0.3	V
V _{FO}	Fault Output Supply Voltage	Applied between V _{FO} -COM	-0.3~V _{DD} +0.3	V
I _{FO}	Fault Output Current	Sink Current at V _{FO} pin	2	mA
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} -COM	-0.3~V _{DD} +0.3	V

TOTAL SYSTEM

t _{SC}	Short Circuit Withstand Time	V_{DD} = V_{BS} \leq 16.5 V, V_{PN} \leq 400 V, T_J = 150°C Non–repetitive	3	μs
T _{STG}	Storage Temperature		-55~175	°C
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V _{rms}

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{th(j-c)Q}	Junction to Case Thermal Resistance	Inverter IGBT part (per 1/6 module)	-	-	1.30	°C/W
R _{th(j-c)F}		Inverter FWD part (per 1/6 module)	-	-	1.93	°C/W
Lσ	Package Stray Inductance	P to N _U , N _V , N _W (Note 6)	-	24	-	nH

These values had been made an acquisition by the calculation considered to design factor.
For the measurement point of case temperature (T_C), please refer to Figure 1. DBC discoloration and Picker Circle Printing allowed, please refer to application note <u>AN-9190</u> (Impact of DBC Oxidation on SPM[®] Module Performance).
Stray inductance per phase measured per IEC 60747–15.

	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	V _{CE(SAT)}	Collector – Emitter Saturation Voltage	$V_{DD} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}, I_C = 50 \text{ A}, T_J = 25^{\circ}\text{C}$	- 1.65		2.15	V
			$V_{DD} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V}, I_C = 50 \text{ A}, T_J = 175^{\circ}\text{C}$		2.05	2.65	V
	V _F	FWDi Forward Voltage	$V_{IN} = 0 V, I_F = 50 A, T_J = 25^{\circ}C$	-	1.75	2.35	V
			$V_{IN} = 0 \text{ V}, I_F = 50 \text{ A}, T_J = 175^{\circ}\text{C}$		1.70	2.30	V
HS	t _{ON}	High Side Switching Times	$V_{PN} = 300 \text{ V}, V_{DD} = 15 \text{ V}, I_C = 50 \text{ A},$	0.75	1.20	1.85	μs
	t _{C(ON)}	7	$T_J = 25^{\circ}C$ $V_{IN} = 0 V \Leftrightarrow 5 V$, Inductive Load	-	0.20	0.60	μs
	t _{OFF}	7	See Figure 4 (Note 7)	-	1.30	1.85	μs
	t _{C(OFF)}	1		-	0.15	0.45	μs
	t _{rr}	7		-	0.14	-	μs
LS	t _{ON}	Low Side Switching Times	$V_{PN} = 300 \text{ V}, V_{DD} = 15 \text{ V}, I_C = 50 \text{ A},$	0.60	1.00	1.60	μs
	t _{C(ON)}	7	T _J = 25°C V _{IN} = 0V ⇔ 5V, Inductive Load	-	0.20	0.65	μs
	t _{OFF}	7	See Figure 4 (Note 7)	-	1.15	1.65	μs
	t _{C(OFF)}	7		-	0.25	0.60	μs
	t _{rr}	7		-	0.14	-	μs
	I _{CES}	Collector-Emitter Leakage Current	$T_J = 25^{\circ}C, V_{CE} = V_{CES}$	-	-	3	mA


ELECTRICAL CHARACTERISTICS - INVERTER PART


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the

given gate driving condition internally. For the detailed information, please see Figure 3.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Type	Quantity
NFVA35065L42	NFVA35065L42	ASPM27-CDA	Tube	10








Figure 4. Example Circuit for Switching Test




Figure 5. Switching Loss Characteristics




Figure 6. Temperature Profile of V_{TS} (Typical)

CONTROL PART ($T_J = 25^{\circ}C$)

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
I _{QDDH}	Quiescent V _{DD} Supply Current	V _{DD(H)} = 15 V, IN _(UH,VH.WH) = 0 V	V _{DD(H)} – COM	-	_	0.40	mA
I _{QDDL}		$\label{eq:DD} \begin{array}{l} V_{DD(L)} = 15 \ \text{V}, \\ IN_{(UL, \text{VL}, \text{WL})} = 0 \ \text{V} \end{array}$	V _{DD(L)} – COM	-	_	4.80	mA
I _{PDDH}	Operating V _{DD} Supply Current	$V_{DD(H)} = 15 \text{ V}, f_{PWM} = 20 \text{ kHz},$ duty = 50%, applied to one PWM signal input for High– Side	V _{DD(H)} – COM	-	-	0.48	mA
I _{PDDL}	-	$V_{DD(L)} = 15$ V, $f_{PWM} = 20$ kHz, duty = 50%, applied to one PWM signal input for Low– Side	V _{DD(L)} – COM	-	-	8.80	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH,VH.WH) = 0 V	$\begin{array}{l} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)}, \end{array}$	-	_	0.24	mA
I _{PBS}	Operating V _{BS} Supply Current	$\begin{array}{l} V_{DD} = V_{BS} = 15 \text{ V}, \\ f_{PWM} = 20 \text{ kHz}, \text{ duty} = 50\%, \\ \text{applied to one PWM signal} \\ \text{input for High-Side} \end{array}$	$\begin{array}{l} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)}, \end{array}$	-	-	4.40	mA
V _{FOH}	Fault Output Voltage	V_{DD} = 15 V, V_{SC} = 0 V, V_{FO} Circuit: 4.7 $k\Omega$ to 5 V Pull-up		4.5	-	-	V
V _{FOL}		V_{DD} = 15 V, V_{SC} = 1 V, V_{FO} Cire Pull-up	cuit: 4.7 k Ω to 5 V	-	-	0.50	V
V _{SC(ref)}	Short Circuit Trip Level	V _{DD} = 15 V (Note 8)	$C_{SC} - COM_{(L)}$	0.45	0.50	0.55	V
UV _{DDD}	Supply Circuit Under-Voltage	Detection Level		9.80	-	13.3	V
UV _{DDR}	- Protection	Reset Level		10.3	-	13.8	V
UV _{BSD}		Detection Level		9.00	-	12.5	V
UV _{BSR}	1	Reset Level		9.50	-	13.0	V
t _{FOD}	Fault-Out Pulse Width			50	-	-	μs
V_{TS}	LVIC Temperature Sensing Voltage Output	$V_{DD(L)} = 15 \text{ V}, \text{ T}_{LVIC} = 25^{\circ}\text{C} \text{ (Note 9)}$ See Figure 6		540	640	740	mV
V _{IN(ON)}	ON Threshold Voltage	Applied between IN _(UH,VH.WH) -	- COM	-	-	2.60	V
V _{IN(OFF)}	OFF Threshold Voltage	IN _(UL,VL.WL) – COM		0.80	-	-	V

8. Short-circuit current protection is functioning only at the low-sides.
9. T_{LVIC} is the temperature of LVIC itself. V_{TS} is only for sensing temperature of LVIC and can not shutdown IGBTs automatically.

RECOMMENDED OPERATING CONDITIONS

			Value			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply Voltage	Applied between P – N_U , N_V , N_W	-	300	400	V
V _{DD}	Control Supply Voltage	Applied between $V_{DD(H)}$ – COM, $V_{DD(L)}$ – COM	14.0	15	16.5	V
V _{BS}	High-Side Bias Voltage	Applied between $V_{B(U)}$ – $V_{S(U)}, \ V_{B(V)}$ – $V_{S(V)}, \ V_{B(W)}$ – $V_{S(W)}$	13.0	15	18.5	V
dV _{DD} /dt, dV _{BS} /dt,	Control Supply Variation		-1	-	1	V/µs
t _{dead}	Blanking Time for Preventing Arm–Short	For Each Input Signal	2.0	-	-	μs
f _{PWM}	PWM Input Signal	$-40^{\circ}C \leq T_C \leq 125^{\circ}C, \ -40^{\circ}C \leq T_J \leq 150^{\circ}C$	-	-	40	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM (Including Surge Voltage)	-5	-	5	V

RECOMMENDED OPERATING CONDITIONS (continued)

PW _{IN(ON)}	Minimum Input Pulse Width	V_{DD} = V_{BS} = 15 V, I_C \leq 50 A, Wiring Inductance between $N_{U,V;W}$ and DC Link N < 10 nH	1.5	-	-	μs
PW _{IN(OFF)}		(Note 10)	1.5	-	-	
PW _{IN(ON)}		$V_{DD} = V_{BS} = 15 \text{ V}$, 50 A $\leq I_C \leq$ 100 A, Wiring Inductance between N _{U/V/W} and DC Link N < 10 nH	2.0	-	-	μs
PW _{IN(OFF)}		(Note 10)	2.0	-	-	
TJ	Junction Temperature		-40	-	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

10. This product might not make response if input pulse width is less than the recommended value.

MECHANICAL CHARACTERISTICS AND RATINGS

			Value			
Parameter	C	Conditions		Тур.	Max.	Unit
Device Flatness	See Figure 7		0	-	+150	μm
Mounting Torque	Mounting Screw: M3	Recommended 0.7 N•m	0.6	0.7	0.8	N∙m
	See Figure 8	Recommended 7.1 kg•cm	6.2	7.1	8.1	kg∙cm
Terminal Pulling Strength	Load 19.8 N		10	-	-	s
Terminal Bending Strength	Load 9.8 N 90 deg. bend	Load 9.8 N 90 deg. bend		-	-	times
Weight			-	15	-	g






Figure 7. Flatness Measurement Position



NOTES:

- 11. Do not make over torque when mounting screws. Much mounting torque may cause DBC cracks, as well as bolts and Al heat-sink destruction
- 12. Avoid one-sided tightening stress. Figure 9 shows the recommended torque order for mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre-screwing torque is set to 20 ~ 30% of maximum torque rating.

Figure 8. Mounting Screws Torque Order




a1: Control supply voltage rises: After the voltage rises UV_{DDR}, the circuits start to operate when next input is applied.

- a2: Normal operation: IGBT ON and carrying current.
- a3: Under voltage detection (UV_{DDD}).
- a4: IGBT OFF in spite of control input condition.
- a5: Fault output operation starts with a fixed pulse width.
- a6: Under voltage reset (UV_{DDR}).

a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.





b1: Control supply voltage rises: After the voltage rises UV_{BSR}, the circuits start to operate when next input is applied.

b2: Normal operation: IGBT ON and carrying current.


b3: Under voltage detection (UV_{BSD}).

b4: IGBT OFF in spite of control input condition, but there is no fault output signal.

b5: Under voltage reset (UV_{BSR}).

b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Figure 10. Under-Voltage Protection (High-Side)




(with the external sense resistance and RC filter connection)

- c1: Normal operation: IGBT ON and carrying current.
- c2: Short circuit current detection (SC trigger).
- c3: All low-side IGBT's gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5: Fault output operation starts with a fixed pulse width.

c6: Input HIGH: IGBT ON state, but during the active period of fault output the IGBT doesn't turn ON.

- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.


Figure 11. Short-Circuit Current Protection (Low-Side Operation Only)



NOTE:

13. RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the Motion SPM 3 product integrates 5kΩ (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Figure 12. Recommended CPU I/O Interface Circuit




NOTES:

- 14. To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3 cm)
- 15. V_{FO} output is open-drain type. The signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2mA. Refer to Figure 12.
- 16. Input signal is active–HIGH type. There is a 5 kΩ resistor inside the IC to pull–down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R₁C₁ time constant should be selected in the range 50~150 ns. (Recommended R₁ = 100 Ω, C₁ = 1 nF)
- 17. Each wiring pattern inductance of A point should be minimized (Recommended less than 10 nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 18. To prevent errors of the protection function, the wiring of B, C and D point should be as short as possible.
- 19. In the short-circuit protection circuit, please select the R₆C₆ time constant in the range 1.5-2 μs.. Do enough evaluation on the real system because short-circuit protection time may vary wiring pattern layout and value of the R₆C₆ time constant.
- 20. Each capacitor should be mounted as close to the pins of the ASPM27 product as possible.
- 21. To prevent surge destruction, the wiring between the smoothing capacitor C₇ and the P & GND pins should be as short as possible. The use of a high–frequency non–inductive capacitor of around 0.1~ 0.22 μF between the P & GND pins is recommended.
- 22. Relays are used at almost every systems of electrical equipment at industrial application. In these cases, there should be sufficient distance between the CPU and the relays.
- 23. The zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (Recommended zener diode is 22 V/1 W. which has the lower zener impedance characteristic than about 15 Ω).
- 24. C_2 of around 7 times larger than bootstrap capacitor C_3 is recommended.
- 25. Choose the electrolytic capacitor with good temperature characteristic in C₃. Also choose 0.1~0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C₄.

Figure 13. Typical Application Circuit

SPM is a registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.





DOCUMENT NUMBER:	98AON13500G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	27LD MODULE PDD STD		PAGE 1 OF 1			
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically			

rights of others.