# **Single Input Buffer**

## **NL17SZ16**

The NL17SZ16 is a single input Buffer in tiny footprint packages.

#### **Features**

- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- 2.4 ns  $t_{PD}$  at  $V_{CC} = 5 \text{ V (typ)}$
- Inputs/Outputs Overvoltage Tolerant up to 5.5 V
- I<sub>OFF</sub> Supports Partial Power Down Protection
- Source/Sink 24 mA at 3.0 V
- Available in SC-88A, SC-74A, SOT-553, SOT-953 and UDFN6 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Logic Symbol



### ON Semiconductor®

#### www.onsemi.com







CASE 527AE

UDFN6



XM

1.0 x 1.0 CASE 517BX


XX = Specific Device Code
M = Date Code\*
= Pb-Free Package


(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.








Figure 2. Pinout (Top View)

### PIN ASSIGNMENT (SC-88A/SOT-553/SC-74A)

Pin	Function
1	NC
2	Α
3	GND
4	Υ
5	V <sub>CC</sub>

### PIN ASSIGNMENT (SOT-953)

Pin	Function
1	А
2	GND
3	NC
4	Y
5	V <sub>CC</sub>

### PIN ASSIGNMENT (UDFN)

Pin	Function
1	NC
2	Α
3	GND
4	Υ
5	NC
6	V <sub>CC</sub>

### **FUNCTION TABLE**

A Input	Y Output
L	L
Н	Н

#### **MAXIMUM RATINGS**

Symbol	Characteristics		Value	Unit
V <sub>CC</sub>	DC Supply Voltage SC-74A, SC-88A, SOT-953	SC-88A (NLV) 3, SOT-553, UDFN6	-0.5 to +7.0 -0.5 to +6.5	V
$V_{IN}$	DC Input Voltage SC-74A, SC-88A, SOT-953	SC-88A (NLV) B, SOT-553, UDFN6	-0.5 to +7.0 -0.5 to +6.5	V
V <sub>OUT</sub>	SC-88A (NLV) Tri-	e (High or Low State) State Mode (Note 1) vn Mode (V <sub>CC</sub> = 0 V)	-0.5 to V <sub>CC</sub> + 0.5 -0.5 to +7.0 -0.5 to +7.0	V
	SC-74A, SC-88A, SOT-953, SOT-553, UDFN6 Tri-	High or Low State) State Mode (Note 1) on Mode (V <sub>CC</sub> = 0 V)	-0.5 to V <sub>CC</sub> + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
l <sub>ok</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
l <sub>out</sub>	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Ground Pin	±100	mA	
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 secs		260	°C
$T_J$	Junction Temperature Under Bias		+150	°C
$ heta_{\sf JA}$	Thermal Resistance (Note 2)	SC-88A SC-74A SOT-553 SOT-953 UDFN6	377 320 324 254 154	°C/W
P <sub>D</sub>	Power Dissipation in Still Air	SC-88A SC-74A SOT-553 SOT-953 UDFN6	332 390 386 491 812	mW
MSL	Moisture Sensitivity		Level 1	_
F <sub>R</sub>	Flammability Rating Ox	ygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	_
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model arged Device Model	2000 1000	V
I <sub>Latchup</sub>	Latchup Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.

2. Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JESD51-7.

3. HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.

4. Tested to EIA/JESD78 Class II.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics			Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		1.65	5.5	V
V <sub>IN</sub>	DC Input Voltage		0	5.5	V
V <sub>OUT</sub>		tive-Mode (High or Low State) Tri-State Mode (Note 1) ower-Down Mode (V <sub>CC</sub> = 0 V)	0 0 0	V <sub>CC</sub> 5.5 5.5	
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time SC-88A (NLV)	V <sub>CC</sub> = 3.0 V to 3.6 V V <sub>CC</sub> = 4.5 V to 5.5 V	0	100 20	ns/V
	Input Rise and Fall Time (SC-74A, SC-88A, SOT-953, SOT-553, UDFN6)	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V} \\ V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ V_{CC} = 3.0 \text{ V to } 3.6 \text{ V} \\ V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0 0 0	20 20 10 5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T,	λ = 25°(		-55°C ≤ T	<sub>A</sub> ≤ 125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
V <sub>IH</sub>	High-Level Input		1.65 to 1.95	0.65 V <sub>CC</sub>	-	_	0.65 V <sub>CC</sub>	_	V
	Voltage		2.3 to 5.5	0.70 V <sub>CC</sub>	ı	_	0.70 V <sub>CC</sub>	_	
$V_{IL}$	Low-Level Input		1.65 to 1.95	-	-	0.35 V <sub>CC</sub>	-	0.35 V <sub>CC</sub>	V
	Voltage		2.3 to 5.5	-	1	0.30 V <sub>CC</sub>	-	0.30 V <sub>CC</sub>	
Vон	High-Level Output Voltage	$\begin{split} V_{IN} &= V_{IH} \text{ or } V_{IL} \\ I_{OH} &= -100  \mu\text{A} \\ I_{OH} &= -4 \text{ mA} \\ I_{OH} &= -8 \text{ mA} \\ I_{OH} &= -12 \text{ mA} \\ I_{OH} &= -16 \text{ mA} \\ I_{OH} &= -24 \text{ mA} \\ I_{OH} &= -32 \text{ mA} \end{split}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	V <sub>CC</sub> - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	V <sub>CC</sub> 1.4 2.1 2.4 2.7 2.5 4.0	- - - - -	V <sub>CC</sub> - 0.1 1.29 1.9 2.2 2.4 2.3 3.8	- - - - -	>
V <sub>OL</sub>	Low-Level Output Voltage	$\begin{split} V_{IN} &= V_{IH} \text{ or } V_{IL} \\ I_{OL} &= 100  \mu\text{A} \\ I_{OL} &= 4 \text{ mA} \\ I_{OL} &= 8 \text{ mA} \\ I_{OL} &= 12 \text{ mA} \\ I_{OL} &= 16 \text{ mA} \\ I_{OL} &= 24 \text{ mA} \\ I_{OL} &= 32 \text{ mA} \end{split}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	1 1 1 1 1	- 0.08 0.2 0.22 0.28 0.38 0.42	0.1 0.24 0.3 0.4 0.4 0.55 0.55	111111	0.1 0.24 0.3 0.4 0.4 0.55 0.55	V
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	1.65 to 5.5	-	-	±0.1	-	±1.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>IN</sub> = 5.5 V or V <sub>OUT</sub> = 5.5 V	0	-	-	1.0	-	10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	-	-	1.0	-	10	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


#### **AC ELECTRICAL CHARACTERISTICS**

			V <sub>CC</sub>	T <sub>A</sub> = 25°C		-55°C ≤ T			
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay, A to Y	$R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$	1.65 to 1.95	_	5.3	11.4	_	12.0	ns
t <sub>PHL</sub>	(Figures 3 and 4)	$R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$	2.3 to 2.7	_	2.9	6.5	_	7.0	
		$R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$ 3.0 to 3.6	3.0 to 3.6	-	2.1	4.5	-	4.7	
		$R_L$ = 500 Ω, $C_L$ = 50 pF		-	2.9	5.0	-	5.2	
		$R_L = 1 \text{ M}\Omega, C_L = 15 \text{ pF}$	4.5 to 5.5	-	1.8	3.9	-	4.1	
		$R_L$ = 500 Ω, $C_L$ = 50 pF		_	2.4	4.3	-	4.5	

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	2.5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	2.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	10 MHz, $V_{CC}$ = 3.3 V, $V_{IN}$ = 0 V or $V_{CC}$ 10 MHz, $V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	9 11	pF

<sup>5.</sup>  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .



Test	Switch Position	C <sub>L</sub> , pF	$R_L$ , $\Omega$	R <sub>1</sub> , Ω	
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	See AC Characteristics Table			
t <sub>PLZ</sub> / t <sub>PZL</sub>	2 x V <sub>CC</sub>	50	500	500	
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND	50	500	500	

X = Don't Care

 $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$ 

f = 1 MHz

Figure 3. Test Circuit




Figure 4. Switching Waveforms

		V <sub>m</sub>		
V <sub>CC</sub> , V	V <sub>mi</sub> , V	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	V <sub>Y</sub> , V
1.65 to 1.95	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.3 to 2.7	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
3.0 to 3.6	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3
4.5 to 5.5	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3


#### **DEVICE ORDERING INFORMATION**

Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping <sup>†</sup>
NL17SZ16DFT2G	SC-88A	LR	Q4	3000 / Tape & Reel
NLV17SZ16DFT2G* (In Development)	SC-88A	TBD	Q4	3000 / Tape & Reel
NL17SZ16DBVT1G	SC-74A	AL	Q4	3000 / Tape & Reel
NL17SZ16XV5T2G	SOT-553	LR	Q4	4000 / Tape & Reel
NL17SZ16P5T5G (In Development)	SOT-953	TBD	Q2	8000 / Tape & Reel
NL17SZ16MU1TCG (In Development)	UDFN6, 1.45 x 1.0, 0.5P	TBD	Q4	3000 / Tape & Reel
NL17SZ16MU3TCG (In Development)	UDFN6, 1.0 x 1.0, 0.35P	TBD	Q4	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

### Pin 1 Orientation in Tape and Reel

### Direction of Feed



Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



**DATE 18 JAN 2018** 







### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
  Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE
  MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.90	1.10		
A1	0.01	0.10		
b	0.25	0.50		
С	0.10	0.26		
D	2.85	3.15		
E	2.50	3.00		
E1	1.35	1.65		
е	0.95 BSC			
L	0.20	0.60		
М	0 °	10°		

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

Μ = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON66279G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-74A		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 **ISSUE L**

**DATE 17 JAN 2013** 



- TES:
  DIMENSIONING AND TOLERANCING
  PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  419A-01 OBSOLETE. NEW STANDARD 3.
- 419A-02.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65	BSC
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20	REF
S	0.079	0.087	2.00	2.20

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



# 0.50 0.0197 0.65 0.025 0.65 0.025 0.40 0.0157 1.9 mm 0.0748 SCALE 20:1

**SOLDER FOOTPRINT** 

STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4

5. COLLECTOR	5. CATHODE	5. CATHODE I	5. GATE 2	5. CATHODE 4
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 5. COLLECTOR 2/BASE 1	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.


DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-88A (SC-70-5/SOT-35	63)	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




SOT-553, 5 LEAD CASE 463B **ISSUE C** 

**DATE 20 MAR 2013** 



#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETERS

  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS: MINIMUM LEAD THICKNESS IS THE MINIMUM
  THICKNESS OF BASE MATERIAL.

	MILLIMETERS				INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.13	0.18	0.003	0.005	0.007
D	1.55	1.60	1.65	0.061	0.063	0.065
E	1.15	1.20	1.25	0.045	0.047	0.049
е	0.50 BSC				0.020 BSC	
L	0.10	0.20	0.30	0.004	0.008	0.012
He	1.55	1.60	1.65	0.061	0.063	0.065

#### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 2: PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4	STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1	STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1 5. GATE 2	STYLE 5: PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR 5. CATHODE
STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR 1 5. COLLECTOR 2/BASE 1	STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR	STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE 5. EMITTER	STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE	

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontroll	'	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	'	
NEW STANDARD:		"CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-553, 5 LEAD		PAGE 1 OF 2	



<b>DOCUMENT</b>	NUMBER:
98AON11127	D

PAGE 2 OF 2

ISSUE	REVISION	DATE
Α	ADDED STYLES 3-9. REQ. BY D. BARLOW	11 NOV 2003
В	ADDED NOMINAL VALUES AND UPDATED GENERIC MARKING DIAGRAM. REQ. BY HONG XIAO	27 MAY 2005
С	UPDATED DIMENSIONS D, E, AND HE. REQ. BY J. LETTERMAN.	20 MAR 2013

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.