
# 1-to-2 Demultiplexer with 3-State Deselected Output

# NL7SZ18

The NL7SZ18 is a high-performance non-inverting 1-to-2 demultiplexer operating from a 1.65 to 5.5 V supply.

#### **Features**

- $\bullet$  Designed for 1.65 V to 5.5 V  $V_{CC}$  Operation
- 2.5 ns  $t_{PD}$  at  $V_{CC} = 5 \text{ V (Typ)}$
- Inputs/Outputs Overvoltage Tolerant up to 5.5 V
- I<sub>OFF</sub> Supports Partial Power Down Protection
- Sink 32 mA at 5.0 V
- Available in SC-88, SC-74 and UDFN6 Packages
- Chip Complexity < 100 FETs
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant








Figure 1. Pinout (Top View)



#### ON Semiconductor®

#### www.onsemi.com







X, XXX = Specific Device Code

M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)
\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

#### **PIN ASSIGNMENT**

Pin	Function
1	S
2	GND
3	A
4	Y <sub>1</sub>
5	V <sub>CC</sub>
6	Y <sub>0</sub>

#### **FUNCTION TABLE**

Inp	out	Output		
S	Α	Y <sub>0</sub>	Υ <sub>1</sub>	
L	L	L	Z	
L	Н	Н	Z	
Н	L	Z	L	
Н	Н	Z	Н	

#### **MAXIMUM RATINGS**

Symbol	Characteris	stics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to +6.5	V
V <sub>OUT</sub>	DC Output Voltage	Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode (V <sub>CC</sub> = 0 V)	-0.5 to V <sub>CC</sub> + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
l <sub>out</sub>	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Groun	d Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10	secs	260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)	SC-88 SC-74 UDFN6	377 320 154	°C/W
P <sub>D</sub>	Power Dissipation in Still Air	SC-88 SC-74 UDFN6	332 390 812	mW
MSL	Moisture Sensitivity		Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 1000	V
I <sub>Latchup</sub>	Latchup Performance (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Applicable to devices with outputs that may be tri-stated.
- Applicable to devices with outputs that may be the stated.
   Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JED51-7.
   HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.
- 4. Tested to EIA/JESD78 Class II.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics			Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		1.65	5.5	V
V <sub>IN</sub>	DC Input Voltage		0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	Active–Mode (High or Low State) Tri–State Mode (Note 1) Power–Down Mode ( $V_{CC} = 0 \text{ V}$ )	0 0 0	V <sub>CC</sub> 5.5 5.5	
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	$V_{CC}$ = 1.65 V to 1.95 V $V_{CC}$ = 2.3 V to 2.7 V $V_{CC}$ = 3.0 V to 3.6 V $V_{CC}$ = 4.5 V to 5.5 V	0 0 0	20 20 10 5	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	Т,	<sub>4</sub> = 25°(	2	-55°C ≤ T	A ≤ 125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
$V_{IH}$	High-Level Input		1.65 to 1.95	0.65 V <sub>CC</sub>	_	_	0.65 V <sub>CC</sub>	_	V
	Voltage		2.3 to 5.5	0.70 V <sub>CC</sub>	-	_	0.70 V <sub>CC</sub>	-	
$V_{IL}$	Low-Level Input		1.65 to 1.95	-	-	0.35 V <sub>CC</sub>	-	0.35 V <sub>CC</sub>	V
	Voltage		2.3 to 5.5	-	-	0.30 V <sub>CC</sub>	-	0.30 V <sub>CC</sub>	
V <sub>OH</sub>	High-Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = -100 \ \mu\text{A} \\ I_{OH} = -4 \ \text{mA} \\ I_{OH} = -8 \ \text{mA} \\ I_{OH} = -16 \ \text{mA} \\ I_{OH} = -24 \ \text{mA} \\ I_{OH} = -32 \ \text{mA} \end{array}$	1.65 to 5.5 1.65 2.3 3 3 4.5	V <sub>CC</sub> - 0.1 1.29 1.9 2.4 2.3 3.8	V <sub>CC</sub> 1.52 2.1 2.7 2.5 4	- - - -	V <sub>CC</sub> - 0.1 1.29 1.9 2.4 2.3 3.8	- - - - -	<b>V</b>
V <sub>OL</sub>	Low-Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = 100  \mu\text{A} \\ I_{OH} = 3 \text{ mA} \\ I_{OH} = 8 \text{ mA} \\ I_{OH} = 16 \text{ mA} \\ I_{OH} = 24 \text{ mA} \\ I_{OH} = 32 \text{ mA} \end{array}$	1.65 to 5.5 1.65 2.3 3 3 4.5	- - - -	- 0.08 0.12 0.24 0.26 0.31	0.1 0.24 0.3 0.4 0.55 0.55	- - - -	0.1 0.24 0.3 0.4 0.55 0.55	V
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	1.65 to 5.5	_	-	±0.1	-	±1.0	μΑ
l <sub>OZ</sub>	3-State Output Leakage Current	V <sub>OUT</sub> = 0 V to 5.5 V	1.65 to 5.5	-	-	±0.5	-	±5.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>IN</sub> = 5.5 V or V <sub>OUT</sub> = 5.5 V	0	-	-	1.0	-	10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	-	-	1.0	-	10	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


#### **AC ELECTRICAL CHARACTERISTICS**

			V <sub>CC</sub>	T,	<sub>A</sub> = 25°	С	-55°C ≤ T	<sub>∆</sub> ≤ 125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Units
t <sub>PLH,</sub>	Propagation Delay, A to Y	$R_L = 1 \text{ M}\Omega$ , $C_L = 15 \text{ pF}$	1.65 to 1.95	-	6.3	10.1	_	10.5	ns
t <sub>PHL</sub>	(Figures 2 and 3)	$R_L = 1 \text{ M}\Omega$ , $C_L = 15 \text{ pF}$	2.3 to 2.7	-	3.6	5.7	=	6.0	
		$R_L = 1 \text{ M}\Omega$ , $C_L = 15 \text{ pF}$	3.0 to 3.6	-	2.7	4.0	=	4.3	
		$R_L$ = 500 Ω, $C_L$ = 50 pF		-	3.4	4.9	=	5.4	
		$R_L = 1 \text{ M}\Omega$ , $C_L = 15 \text{ pF}$	4.5 to 5.5	-	2.0	3.1	=	3.3	
		$R_L$ = 500 Ω, $C_L$ = 50 pF		-	2.5	3.9	_	4.2	
t <sub>PZH,</sub>	Output Enable Time,		1.65 to 1.95	-	6.9	12	_	12.5	ns
t <sub>PZL</sub>	S to Y (Figures 2 and 3)		2.3 to 2.7	_	4.2	6.8	=	7.3	
			3.0 to 3.6	-	3.2	5.0	_	5.5	
			4.5 to 5.5	_	2.5	4.0	=	4.3	
t <sub>PHZ,</sub>	Output Disable Time,		1.65 to 1.95	_	6.0	10	=	10.5	ns
t <sub>PLZ</sub>	S to Y (Figures 2 and 3)		2.3 to 2.7	_	4.0	6.8	=	7.1	
			3.0 to 3.6	_	2.9	4.9	_	5.3	
			4.5 to 5.5		1.8	3.5	-	3.7	

#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{CC}$	2.5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{CC}$	2.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 15)	10 MHz, $V_{CC}$ = 3.3 V, $V_{IN}$ = 0 V or $V_{CC}$ 10 MHz, $V_{CC}$ = 5.5 V, $V_{IN}$ = 0 V or $V_{CC}$	9 11	pF

<sup>5.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.



Test	Switch Position	C <sub>L</sub> , pF	$R_L$ , $\Omega$	R <sub>1</sub> , Ω	
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	See AC Characteristics Table			
t <sub>PLZ</sub> / t <sub>PZL</sub>	2 x V <sub>CC</sub>	50	500	500	
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND	50	500	500	

X = Don't Care

C<sub>L</sub> includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ ) f=1 MHz

Figure 2. Test Circuit




Figure 3. Switching Waveforms

		V <sub>m</sub>		
V <sub>CC</sub> , V	V <sub>mi</sub> , V	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> , t <sub>PZH</sub> , t <sub>PHZ</sub>	V <sub>Y</sub> , V
1.65 to 1.95	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.3 to 2.7	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
3.0 to 3.6	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3
4.5 to 5.5	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3

#### **DEVICE ORDERING INFORMATION**

Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping <sup>†</sup>
NL7SZ18DFT2G	SC-88	LD	Q4	3000 / Tape & Reel
NL7SZ18DBVT1G	SC-74	AJ	Q4	3000 / Tape & Reel
NL7SZ18MU2TCG (In Development)	UDFN6, 1.2 x 1.0, 0.4P	Т	Q4	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# Pin 1 Orientation in Tape and Reel

#### Direction of Feed








SC-74 CASE 318F ISSUE P

**DATE 07 OCT 2021** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: INCHES
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0. 90	1. 00	1. 10	0. 035	0. 039	0. 043
A1	0. 01	0. 06	0. 10	0. 001	0. 002	0. 004
ھ	0, 25	0. 37	0. 50	0. 010	0. 015	0. 020
С	0.10	0. 18	0. 26	0. 004	0. 007	0. 010
D	2. 90	3. 00	3. 10	0. 114	0. 118	0. 122
Ε	1. 30	1. 50	1. 70	0. 051	0. 059	0. 067
е	0. 85	0. 95	1. 05	0. 034	0. 037	0. 041
Η <sub>E</sub>	2. 50	2. 75	3. 00	0. 099	0. 108	0. 118
L	0. 20	0. 40	0. 60	0. 008	0. 016	0. 024
М	0*		10*	0*		10*



# GENERIC MARKING DIAGRAM\*




XXX = Specific Device Code

M = Date Code ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



For additional information on our Pb-Free strategy and soldering details, please download the UN Seniconductor Soldering and Mounting Techniques Reference Manual, SULDERRM/D.

SOLDERING FOOTPRINT

STYLE 1: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 2: PIN 1. NO CONNECTION 2. COLLECTOR 3. EMITTER 4. NO CONNECTION 5. COLLECTOR 6. BASE	STYLE 3: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 4: PIN 1. COLLECTOR 2 2. EMITTER 1/EMITTER 2 3. COLLECTOR 1 4. EMITTER 3 5. BASE 1/BASE 2/COLLECTOR 3 6. BASE 3	STYLE 5: PIN 1. CHANNEL 1 2. ANODE 3. CHANNEL 2 4. CHANNEL 3 5. CATHODE 6. CHANNEL 4	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 7: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 8: PIN 1. EMITTER 1 2. BASE 2 3. COLLECTOR 2 4. EMITTER 2 5. BASE 1 6. COLLECTOR 1	STYLE 9: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 10: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 11: PIN 1. EMITTER 2. BASE 3. ANODE/CATHOD 4. ANODE 5. CATHODE 6. COLLECTOR	E

DOCUMENT NUMBER:	98ASB42973B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-74		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SC-88/SC70-6/SOT-363 CASE 419B-02 **ISSUE Y**

**DATE 11 DEC 2012** 





# NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.

- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC				0.006 BS	SC
aaa	0.15				0.006	
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd		0.10			0.004	

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code\* = Pb-Free Package

(Note: Microdot may be in either location)

- \*Date Code orientation and/or position may vary depending upon manufacturing location.
- \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMEN	IT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DE	SCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

**DATE 11 DEC 2012** 

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	STYLE 22: PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	STYLE 23: PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 29: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	STYLE 30: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.


DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

6X b

0.10 С A B

0.05 С NOTE 3



- 5X L

е

**BOTTOM VIEW** 

**DATE 03 SEP 2010** 

#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL.

  COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
А3	0.127 REF			
b	0.15	0.25		
D	1.20 BSC			
Е	1.00 BSC			
е	0.40 BSC			
L	0.30	0.40		
L1	0.00	0.15		
L2	0.40 0.50			


#### **GENERIC** MARKING DIAGRAM\*



= Specific Device Code = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

#### **MOUNTING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON22068D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	6 PIN UDFN, 1.2X1.0, 0.4P		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.