onsemi

Quad 2:1 Multiplexer/ Demultiplexer Bus Switch

74FST3257

The **onsemi** 74FST3257 is a quad 2:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low R_{ON} and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3257, FST3257, CBT3257
- All Popular Packages: SOIC-16, TSSOP-16, QFN16
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. 16-Lead Pinout Diagrams

S	ŌE	Function
Х	н	Disconnect
L	L	$A = B_1$
Н	L	$A = B_2$

Figure 2. Truth Table



(Note: Microdot may be in either location)

PIN NAMES

Description			
Bus Switch Enables			
Select Inputs			
Bus A			
Bus B			

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

74FST3257




Figure 3. Logic Diagram

ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
74FST3257DR2G	SOIC-16	
NLV74FST3257DR2G*	(Pb-Free)	2500 Units / Tape & Reel
74FST3257DTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
74FST3257MNTWG	QFN16 (Pb-Free)	3000 Units / Tape & Reel
74FST3257MN2TWG	QFN16 (Pb-Free)	3000 Units / Tape & Reel (4mm pitch carrier tape)

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MAXIMUM RATINGS

Symbol	Parameter	Parameter Value		
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V	
VI	DC Input Voltage	-0.5 to +7.0	V	
Vo	DC Output Voltage	-0.5 to +7.0	V	
I _{IK}	DC Input Diode Current $V_I < GND$	-50	mA	
I _{OK}	DC Output Diode Current $V_0 < GND$	-50	mA	
Ι _Ο	DC Output Sink Current	128	mA	
I _{CC}	DC Supply Current per Supply Pin	±100	mA	
I _{GND}	DC Ground Current per Ground Pin	±100	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C	
TJ	Junction Temperature Under Bias	+150	°C	
θ_{JA}	Thermal Resistance SOIC TSSOP QFN	125 170 N/A	°C/W	
MSL	Moisture Sensitivity	Level 1		
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 N/A	V	
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A.

Tested to EIA/JESD22-A115-A.
 Tested to JESD22-C101-A.

4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage Operating, Data Retention Only		4.0	5.5	V
VI	Input Voltage (Note 5)		0	5.5	V
Vo	Output Voltage (HIGH or LOW State)		0	5.5	V
T _A	Operating Free-Air Temperature		-40	+85	°C
$\Delta t / \Delta V$		Switch Control Input $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Units
V _{IK}	Clamp Diode Voltage	I _{IN} = -18 mA	4.5			-1.2	V
V _{IH}	High-Level Input Voltage		4.0 to 5.5	2.0			V
VIL	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I _I	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μA
I _{OZ}	Off-State Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μA
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μΑ
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5			2.5	mA

*Typical values are at V_{CC} = 5.0 V and T_A = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC ELECTRICAL CHARACTERISTICS

			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF, RU} = \text{RD} = 500 \Omega$				
			V _{CC} = 4	.5–5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Units
t _{PHL} ,	Prop Delay Bus to Bus (Note 7)	V _I = OPEN		0.25		0.25	ns
t _{PLH}	Prop Delay, Select to Bus A		1.0	4.7		5.2	
t _{PZH} ,	Output Enable Time, Select to Bus B	$V_I = 7 V$ for t_{PZL}	1.0	5.2		5.7	ns
t _{PZL}	Output Enable Time, I _{OE} to Bus A, B	V _I = OPEN for t _{PZH}	1.0	5.1		5.6	
t _{PHZ} , t _{PLZ}	Output Disable Time, Select to Bus B	$V_{I} = 7 V$ for t_{PLZ}	1.0	5.2		5.5	ns
	Output Disable Time, I _{OE} to Bus A, B	V _I = OPEN for t _{PHZ}	1.0	5.5		5.5	


7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Control Pin Input Capacitance	V _{CC} = 5.0 V	3		pF
C _{I/O}	A Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	7		pF
C _{I/O}	B Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	5		pF

8. $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms




NOTES:

1. Input driven by 50 Ω source terminated in 50 Ω . 2. CL includes load and stray capacitance.

 $*C_{L} = 50 \text{ pF}$

Figure 4. AC Test Circuit









Figure 6. Enable/Disable Delays

onsemi




 DOCUMENT NUMBER:
 98AON36347E
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 QFN16, 2.5X3.5, 0.5P
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

onsemi

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


DESCRIPTION:

SOIC-16

PAGE 1 OF 1

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemí



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation