

NSI45020JZ, NSV45020JZ

LED Driver, Adjustable Constant Current Regulator

45 V, 20 mA

The adjustable constant current regulator (CCR) is a simple, economical and robust device designed to provide a cost effective solution for regulating current in LEDs (similar to Constant Current Diode, CCD). The CCR is based on Self-Biased Transistor (SBT) technology and regulates current over a wide voltage range. It is designed with a negative temperature coefficient to protect LEDs from thermal runaway at extreme voltages and currents.

The CCR turns on immediately and is at 20% of regulation with only 0.5 V V_{ak} . The R_{adj} pin allows $I_{reg(SS)}$ to be adjusted to higher currents by attaching a resistor between R_{adj} (Pin 3) and the Cathode (Pin 4). The R_{adj} pin can also be left open (No Connect) if no adjustment is required. It requires no external components allowing it to be designed as a high or low-side regulator. The high anode-cathode voltage rating withstands surges common in Automotive, Industrial and Commercial Signage applications. This device is available in a thermally robust package and is qualified to stringent AEC-Q101 standard, which is lead-free RoHS compliant and uses halogen-free molding compound, and UL94-V0 certified.

Features

- Robust Power Package: 1.5 Watts
- Adjustable up to 40 mA
- Wide Operating Voltage Range
- Immediate Turn-On
- Voltage Surge Suppressing – Protecting LEDs
- AEC-Q101 Qualified and PPAP Capable, UL94-V0 Certified
- SBT (Self-Biased Transistor) Technology
- Negative Temperature Coefficient
- Eliminates Additional Regulation
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- Automobile: Chevron Side Mirror Markers, Cluster, Display & Instrument Backlighting, CHMSL, Map Light
- AC Lighting Panels, Display Signage, Decorative Lighting, Channel Lettering
- Switch Contact Wetting
- Application Note AND8349/D – Automotive CHMSL
- Application Note AND8391/D – Power Dissipation Considerations



ON Semiconductor®


<http://onsemi.com>

$I_{reg(SS)} = 20 - 40 \text{ mA}$
@ $V_{ak} = 7.5 \text{ V}$



SOT-223
CASE 318E
STYLE 2

MARKING DIAGRAM



A = Assembly Location
Y = Year
W = Work Week
AAJ = Specific Device Code
▪ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NSI45020JZT1G	SOT-223 (Pb-Free)	1000/Tape & Reel
NSV45020JZT1G	SOT-223 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NSI45020JZ, NSV45020JZ

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Anode-Cathode Voltage	V _{AK} Max	45	V
Reverse Voltage	V _R	500	mV
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C
ESD Rating:	Human Body Model Machine Model	ESD	Class 2 Class C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Steady State Current @ V _{AK} = 7.5 V (Note 1)	I _{reg(SS)}	17	20	23	mA
Voltage Overhead (Note 2)	V _{overhead}		1.8		V
Pulse Current @ V _{AK} = 7.5 V (Note 3)	I _{reg(P)}	17.15		23.4	mA
Capacitance @ V _{AK} = 7.5 V (Note 4)	C		7.4		pF
Capacitance @ V _{AK} = 0 V (Note 4)	C		31		pF

- I_{reg(SS)} steady state is the voltage (V_{AK}) applied for a time duration ≥ 35 sec, using FR-4 @ 300 mm² 2 oz. Copper traces, in still air.
- V_{overhead} = V_{in} - V_{LEDs}. V_{overhead} is typical value for 80% I_{reg(SS)}.
- I_{reg(P)} non-repetitive pulse test. Pulse width t ≤ 1.0 msec.
- f = 1 MHz, 0.02 V RMS.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation (Note 5) T _A = 25°C Derate above 25°C	P _D	1008 8.06	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 5)	R _{θJA}	124	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 5)	R _{ψJL4}	33.3	°C/W
Total Device Dissipation (Note 6) T _A = 25°C Derate above 25°C	P _D	1136 9.09	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 6)	R _{θJA}	110	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 6)	R _{ψJL4}	33.3	°C/W
Total Device Dissipation (Note 7) T _A = 25°C Derate above 25°C	P _D	1238 9.9	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 7)	R _{θJA}	101	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 7)	R _{ψJL4}	33.7	°C/W
Total Device Dissipation (Note 8) T _A = 25°C Derate above 25°C	P _D	1420 11.36	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 8)	R _{θJA}	88	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 8)	R _{ψJL4}	32.1	°C/W
Total Device Dissipation (Note 9) T _A = 25°C Derate above 25°C	P _D	1316 10.53	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 9)	R _{θJA}	95	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 9)	R _{ψJL4}	32.4	°C/W
Total Device Dissipation (Note 10) T _A = 25°C Derate above 25°C	P _D	1506 12.05	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 10)	R _{θJA}	83	°C/W
Thermal Reference, Junction-to-Lead 4 (Note 10)	R _{ψJL4}	30.8	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

NOTE: Lead measurements are made by non-contact methods such as IR with treated surface to increase emissivity to 0.9.

Lead temperature measurement by attaching a T/C may yield values as high as 30% higher °C/W values based upon empirical measurements and method of attachment.

- FR-4 @ 300 mm², 1 oz. copper traces, still air.
- FR-4 @ 300 mm², 2 oz. copper traces, still air.
- FR-4 @ 500 mm², 1 oz. copper traces, still air.
- FR-4 @ 500 mm², 2 oz. copper traces, still air.
- FR-4 @ 700 mm², 1 oz. copper traces, still air.
- FR-4 @ 700 mm², 2 oz. copper traces, still air.

NSI45020JZ, NSV45020JZ

TYPICAL PERFORMANCE CURVES

Minimum FR-4 @ 300 mm², 2 oz Copper Trace, Still Air




Figure 1. General Performance Curve for CCR




Figure 2. Steady State Current ($I_{reg(SS)}$) vs. Anode-Cathode Voltage (V_{ak})




Figure 3. Pulse Current ($I_{reg(P)}$) vs. Anode-Cathode Voltage (V_{ak})




Figure 4. Steady State Current vs. Pulse Current Testing




Figure 5. Current Regulation vs. Time




Figure 6. $I_{reg(SS)}$ vs. R_{adj}

NSI45020JZ, NSV45020JZ




Figure 7. Power Dissipation vs. Ambient Temperature @ $T_J = 150^\circ\text{C}$

APPLICATIONS INFORMATION

The CCR is a self biased transistor designed to regulate the current through itself and any devices in series with it. The device has a slight negative temperature coefficient, as shown in Figure 2 – Tri Temp. (i.e. if the temperature increases the current will decrease). This negative temperature coefficient will protect the LEDs by reducing the current as temperature rises.

The CCR turns on immediately and is typically at 20% of regulation with only 0.5 V across it.

The device is capable of handling voltage for short durations of up to 45 V so long as the die temperature does not exceed 150°C . The determination will depend on the thermal pad it is mounted on, the ambient temperature, the pulse duration, pulse shape and repetition.

Single LED String

The CCR can be placed in series with LEDs as a High Side or a Low Side Driver. The number of the LEDs can vary from one to an unlimited number. The designer needs to calculate the maximum voltage across the CCR by taking the maximum input voltage less the voltage across the LED string (Figures 8 and 9).




Figure 8.




Figure 9.




Figure 10.

Higher Current LED Strings

Two or more fixed current CCRs can be connected in parallel. The current through them is additive (Figure 10).

Other Currents

The adjustable CCR can be placed in parallel with any other CCR to obtain a desired current. The adjustable CCR provides the ability to adjust the current as LED efficiency increases to obtain the same light output (Figure 11).




Figure 11.

Dimming using PWM

The dimming of an LED string can be easily achieved by placing a BJT in series with the CCR (Figure 12).




Figure 12.

The method of pulsing the current through the LEDs is known as Pulse Width Modulation (PWM) and has become the preferred method of changing the light level. LEDs being a silicon device, turn on and off rapidly in response to the current through them being turned on and off. The switching time is in the order of 100 nanoseconds, this equates to a maximum frequency of 10 Mhz, and applications will typically operate from a 100 Hz to 100 kHz. Below 100 Hz the human eye will detect a flicker from the light emitted from the LEDs. Between 500 Hz and 20 kHz the circuit may generate audible sound. Dimming is achieved by turning the

LEDs on and off for a portion of a single cycle. This on/off cycle is called the Duty cycle (D) and is expressed by the amount of time the LEDs are on (Ton) divided by the total time of an on/off cycle (Ts) (Figure 13).




Figure 13.

The current through the LEDs is constant during the period they are turned on resulting in the light being consistent with no shift in chromaticity (color). The brightness is in proportion to the percentage of time that the LEDs are turned on.

Figure 14 is a typical response of Luminance vs Duty Cycle.




Figure 14. Luminous Emittance vs. Duty Cycle

Reducing EMI

Designers creating circuits switching medium to high currents need to be concerned about Electromagnetic Interference (EMI). The LEDs and the CCR switch extremely fast, less than 100 nanoseconds. To help eliminate EMI, a capacitor can be added to the circuit across R2. (Figure 12) This will cause the slope on the rising and falling edge on the current through the circuit to be extended. The slope of the CCR on/off current can be controlled by the values of R1 and C1.

The selected delay / slope will impact the frequency that is selected to operate the dimming circuit. The longer the delay, the lower the frequency will be. The delay time should not be less than a 10:1 ratio of the minimum on time. The frequency is also impacted by the resolution and dimming steps that are required. With a delay of 1.5 microseconds on the rise and the fall edges, the minimum on time would be 30 microseconds. If the design called for a resolution of 100 dimming steps, then a total duty cycle time (Ts) of 3 milliseconds or a frequency of 333 Hz will be required.

NSI45020JZ, NSV45020JZ

Thermal Considerations

As power in the CCR increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the device has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the device can handle is given by:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}}$$

Referring to the thermal table on page 2 the appropriate $R_{\theta JA}$ for the circuit board can be selected.

AC Applications

The CCR is a DC device; however, it can be used with full wave rectified AC as shown in application notes AND8433/D and AND8492/D and design notes DN05013/D and DN06065/D. Figure 15 shows the basic circuit configuration.




Figure 15. Basic AC Application

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS




ON Semiconductor®



SCALE 1:1

SOT-223 (TO-261)
CASE 318E-04
ISSUE R


DATE 02 OCT 2018



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.

MILLIMETERS			
DIM	MIN.	NOM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
c	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e	2.30 BSC		
L	0.20	---	---
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0°	---	10°



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOT-223 (TO-261)	PAGE 1 OF 2


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261)
CASE 318E-04
ISSUE R

DATE 02 OCT 2018

- | | | | | |
|--|---|---|---|---|
| STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR | STYLE 2:
PIN 1. ANODE
2. CATHODE
3. NC
4. CATHODE | STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN | STYLE 4:
PIN 1. SOURCE
2. DRAIN
3. GATE
4. DRAIN | STYLE 5:
PIN 1. DRAIN
2. GATE
3. SOURCE
4. GATE |
| STYLE 6:
PIN 1. RETURN
2. INPUT
3. OUTPUT
4. INPUT | STYLE 7:
PIN 1. ANODE 1
2. CATHODE
3. ANODE 2
4. CATHODE | STYLE 8:
CANCELLED | STYLE 9:
PIN 1. INPUT
2. GROUND
3. LOGIC
4. GROUND | STYLE 10:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE |
| STYLE 11:
PIN 1. MT 1
2. MT 2
3. GATE
4. MT 2 | STYLE 12:
PIN 1. INPUT
2. OUTPUT
3. NC
4. OUTPUT | STYLE 13:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR | | |

**GENERIC
 MARKING DIAGRAM***



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOT-223 (TO-261)	PAGE 2 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.