NSPU3061

6.3 V Unidirectional ESD and Surge Protection Device

The NSPU3061 is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, high peak pulse current handling capability and fast response time provide best in class protection on designs that are exposed to ESD. Because of its small size, it is suited for use in cellular phones, tablets, MP3 players, digital cameras and many other portable applications where board space comes at a premium.

Features

- Low Clamping Voltage
- Low Leakage
- Small Body Outline: 1.0 mm x 0.6 mm
- Protection for the Following IEC Standards: IEC61000-4-2 Level 4: ±30 kV Contact Discharge IEC61000-4-5 (Lightning): 36 A (8/20 μs)
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- USB V_{BUS} and CC Line Protection
- Microphone Line Protection
- GPIO Protection

Table 1. MAXIMUM RATINGS

Rating		Symbol	Value	Unit
IEC 61000-4-2 (ESD)	Contact		±30	kV
	Air		±30	
Operating Junction Temperature Range		TJ	–65 to + 150	°C
Storage Temperature Range		T _{STG}	–65 to + 150	°C
Minimum Peak Pulse Current		I _{PP}	36	А

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com



MARKING DIAGRAM

X2DFN2 CASE 714AB О 6 М

6 = Specific Device Code M = Date Code



ORDERING INFORMATION


	Device	Package	Shipping [†]
NSPU:	3061N2T5G	X2DFN2 (Pb–Free)	8000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Table 2. ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter		
I _{PP}	Maximum Reverse Peak Pulse Current		
V _C	Clamping Voltage @ I _{PP}		
V _{RWM}	Working Peak Reverse Voltage		
I _R	Maximum Reverse Leakage Current @ V _{RWM}		
V _{BR}	Breakdown Voltage @ I _T		
Ι _Τ	Test Current		

*See Application Note AND8308/D for detailed explanations of datasheet parameters.



Uni-Directional Surge Protection

Table 3. ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND			6.3	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pin to GND		6.9	9.5	V
Reverse Leakage Current	I _R	V _{RWM} = 6.3 V, I/O Pin to GND		0.02	1	μA
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ± 8 kV Contact	See Figures 2 & 3		& 3	V
Clamping Voltage TLP (Note 2)	V _C	I _{PP} = 8 A IEC61000-4-2 Level 2 Equivalent (±4 kV Contact, ± 8 kV Air)		6.4		V
		I _{PP} = 16 A IEC61000-4-2 Level 4 Equivalent (±8 kV Contact, ± 15 kV Air)		6.6		
Reverse Peak Pulse Current	I _{PP}	IEC61000-4-5 (8x20 μs) per Figure 1	36	40		А
Clamping Voltage 8x20 μs Waveform per Figure 1	V _C	I _{PP} = 20 A I _{PP} = 30 A I _{PP} = 36 A		6.6 7.3 7.7	8.0 9.0 9.7	V
Dynamic Resistance	R _{DYN}	100 ns TLP		0.025		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz		90	110	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. For test procedure see application note AND8307/D

2. ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \ \Omega$, $t_p = 100 \ ns$, $t_r = 4 \ ns$, averaging window; $t_1 = 30 \ ns$ to $t_2 = 60 \ ns$.

TYPICAL CHARACTERISTICS





Figure 1. 8 x 20 µs Pulse Waveform

NSPU3061

-5 VOLTAGE (V) VOLTAGE (V) -10 -15 -20 -25 -30 -5 -35 -20 -20 TIME (ns) TIME (ns) Figure 2. ESD Clamping Voltage Figure 3. ESD Clamping Voltage Negative 8 kV Contact per IEC61000-4-2 Positive 8 kV Contact per IEC61000-4-2 -20 -18 -16 -14 6 5 5 4 K 6₹ (¥) 4 10 4 10 8 5 [°] 4^{DEI} -8 -6 -4 -2 -5 -2 -3 -4 -6 -7 -1 -8 V_{CTLP} (V) V_{CTLP} (V) Figure 4. Positive TLP I-V Curve Figure 5. Negative TLP I–V Curve Vc @ IPK (V) Vc @ IPK (V) I_{PK} (A) I_{PK} (A) Figure 7. Negative Clamping Voltage vs. Peak Pulse Current (tp = 8/20 μ s) Figure 6. Positive Clamping Voltage vs. Peak Pulse Current ($t_p = 8/20 \ \mu s$)

TYPICAL CHARACTERISTICS

NSPU3061



TYPICAL CHARACTERISTICS




Figure 10. Line Capacitance, *f* = 1 MHz

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 11. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 12 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 11. Simplified Schematic of a Typical TLP System





Figure 12. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms


ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.

IEC 6	1000-4	1-2 S	pec.
-------	--------	-------	------

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8










Figure 14. Diagram of ESD Test Setup






SCALE 8:1





XX = Specific Device Code M = Date Code

RECOMMENDED SOLDER FOOTPRINT*



DIMENSIONS: MILLIMETERS

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON98172F	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	X2DFN2 1.0X0.6, 0.65P		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

X2DFN2 1.0x0.6, 0.65P CASE 714AB ISSUE B

rights of others.