BCP69T1G, NSVBCP69T1G

PNP Silicon Epitaxial Transistor

This PNP Silicon Epitaxial Transistor is designed for use in low voltage, high current applications. The device is housed in the SOT-223 package, which is designed for medium power surface mount applications.

Features

- High Current: $I_C = -1.0 A$
- The SOT-223 Package Can Be Soldered Using Wave or Reflow.
- SOT-223 package ensures level mounting, resulting in improved thermal conduction, and allows visual inspection of soldered joints. The formed leads absorb thermal stress during soldering, eliminating the possibility of damage to the die.
- NPN Complement is BCP68
- AEC-Q101 Qualified and PPAP Capable
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_C = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	-20	Vdc
Collector-Base Voltage	V _{CBO}	-25	Vdc
Emitter-Base Voltage	V_{EBO}	-5.0	Vdc
Collector Current	Ι _C	-1.0	Adc
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1) Derate above $25^{\circ}C$	P _D	1.5 12	W mW/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance – Junction-to-Ambient (Surface Mounted)	R_{\thetaJA}	83.3	°C/W
Lead Temperature for Soldering, 0.0625 in from case	ΤL	260	°C
Time in Solder Bath		10	s

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Device mounted on a glass epoxy printed circuit board 1.575 in. x 1.575 in. x 0.059 in.; mounting pad for the collector lead min. 0.93 sq. in.




ON Semiconductor®

http://onsemi.com

MEDIUM POWER PNP SILICON HIGH CURRENT TRANSISTOR SURFACE MOUNT







- A = Assembly Location
- Y = Year
- W = Work Week
- = Pb-Free Package

(*Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
BCP69T1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NSVBCP69T1G	SOT-223 (Pb-Free)	1000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

BCP69T1G, NSVBCP69T1G

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)


Characteristics	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Breakdown Voltage (I _C = –100 μ Adc, I _E = 0)	V _{(BR)CES}	-25	-	-	Vdc
Collector–Emitter Breakdown Voltage ($I_C = -1.0$ mAdc, $I_B = 0$)	V _{(BR)CEO}	-20	-	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = -10 \ \mu Adc$, $I_C = 0$)	V _{(BR)EBO}	-5.0	-	-	Vdc
Collector–Base Cutoff Current (V _{CB} = –25 Vdc, $I_E = 0$)	I _{CBO}	-	-	-10	μAdc
Emitter-Base Cutoff Current ($V_{EB} = -5.0 \text{ Vdc}, I_C = 0$)	I _{EBO}	-	-	-10	μAdc
ON CHARACTERISTICS					
$ \begin{array}{l} \text{DC Current Gain} \\ (I_{C} = -5.0 \text{ mAdc}, V_{CE} = -10 \text{ Vdc}) \\ (I_{C} = -500 \text{ mAdc}, V_{CE} = -1.0 \text{ Vdc}) \\ (I_{C} = -1.0 \text{ Adc}, V_{CE} = -1.0 \text{ Vdc}) \end{array} $	h _{FE}	50 85 60		375 -	-
Collector–Emitter Saturation Voltage ($I_C = -1.0$ Adc, $I_B = -100$ mAdc)	V _{CE(sat)}	-	-	-0.5	Vdc
Base-Emitter On Voltage (I _C = -1.0 Adc, V _{CE} = -1.0 Vdc)	V _{BE(on)}	-	-	-1.0	Vdc
DYNAMIC CHARACTERISTICS					
Current–Gain – Bandwidth Product $(I_{C} = -10 \text{ mAdc}, V_{CE} = -5.0 \text{ Vdc})$	f _T	-	60	-	MHz

TYPICAL ELECTRICAL CHARACTERISTICS



BCP69T1G, NSVBCP69T1G

TYPICAL ELECTRICAL CHARACTERISTICS



DATE 02 OCT 2018






SCALE 1:1

0.10 C

A1



-11

SIDE VIEW


DETAIL A

NDTES:

SOT-223 (TO-261) CASE 318E-04 ISSUE R

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST PDINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
A	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
с	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0*		10*	



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2	
ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.				

FRONT VIEW

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


© Semiconductor Components Industries, LLC, 2018

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the output further notice to any products herein. ON semiconductor makes no warranty, representation or guarantee regarding the output for the				

the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.