Complementary Bias Resistor Transistors NPN - R1=47 k Ω , R2=47 k Ω PNP - R1=2.2 k Ω , R2=47 k Ω NPN and PNP Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS

(T_A = 25°C, common for Q₁ (PNP), unless otherwise noted)

Rating	Symbol	Max	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current – Continuous	۱ _C	100	mAdc
Input Forward Voltage	V _{IN(fwd)}	12	Vdc
Input Reverse Voltage	V _{IN(rev)}	5	Vdc

MAXIMUM RATINGS

 $(T_A = 25^{\circ}C, \text{ common for } Q_2 \text{ (NPN)}, \text{ unless otherwise noted})$

Rating	Symbol	Max	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current – Continuous	Ι _C	100	mAdc
Input Forward Voltage	V _{IN(fwd)}	40	Vdc
Input Reverse Voltage	V _{IN(rev)}	10	Vdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

PIN CONNECTIONS



MARKING DIAGRAM



AJ = Specific Device Code M = Date Code* • Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping†
NSVMUN531335DW1T1G	SOT-363 (Pb-Free)	3000 / Tape & Reel
NSVMUN531335DW1T3G	SOT–363 (Pb–Free)	10000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

	Characteristic	Symbol	Max	Unit		
MUN531335DW1 (SOT–363) ONE JUNCTION HEATED						
$\begin{array}{c} \mbox{Total Device Dissipation} \\ T_A = 25^\circ C \qquad (Note 1) \\ (Note 2) \\ \mbox{Derate above } 25^\circ C \\ (Note 2) \end{array}$	(Note 1)	PD	187 256 1.5 2.0	mW mW/°C		
Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	$R_{ hetaJA}$	670 490	°C/W		
MUN531335DW1 (SOT-363)	BOTH JUNCTION HEATED (Note 3)					
$\begin{array}{c} \mbox{Total Device Dissipation} \\ T_A = 25^\circ C \qquad (Note 1) \\ (Note 2) \\ \mbox{Derate above } 25^\circ C \\ (Note 2) \end{array}$	(Note 1)	P _D	250 385 2.0 3.0	mW mW/°C		
Thermal Resistance, Junction to Ambient (Note 2)	(Note 1)	$R_{ heta JA}$	493 325	°C/W		
Thermal Resistance, Junction to Lead (Note 1) (Note 2)		R _{θJL}	188 208	°C/W		
Junction and Storage Tempe	rature Range	T _J , T _{stg}	-55 to +150	°C		

FR-4 @ Minimum Pad.
 FR-4 @ 1.0 × 1.0 Inch Pad.
 Both junction heated values assume total power is sum of two equally powered channels.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, common for Q_1 (PNP))

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector–Base Cutoff Current $(V_{CB} = 50 \text{ V}, I_E = 0)$	I _{CBO}	_	_	100	nAdc
Collector–Emitter Cutoff Current ($V_{CE} = 50 V$, $I_B = 0$)	I _{CEO}	_	_	500	nAdc
Emitter–Base Cutoff Current ($V_{EB} = 6.0 \text{ V}, I_C = 0$)	I _{EBO}	_	-	0.2	mAdc
Collector–Base Breakdown Voltage $(I_C = 10 \ \mu A, I_E = 0)$	V _{(BR)CBO}	50	-	_	Vdc
Collector–Emitter Breakdown Voltage (Note 4) ($I_C = 2.0 \text{ mA}, I_B = 0$)	V _{(BR)CEO}	50	_	-	Vdc
ON CHARACTERISTICS					
DC Current Gain (Note 4) ($I_C = 5.0 \text{ mA}, V_{CE} = 10 \text{ V}$)	h _{FE}	80	140	-	
Collector–Emitter Saturation Voltage (Note 4) $(I_C = 10 \text{ mA}, I_B = 0.3 \text{ mA})$	V _{CE(sat)}	-	-	0.25	Vdc
Input Voltage (off) ($V_{CE} = 5.0 \text{ V}, I_C = 100 \mu\text{A}$)	V _{i(off)}	_	0.6	_	Vdc
Input Voltage (on) ($V_{CE} = 0.2 \text{ V}, I_C = 5.0 \text{ mA}$)	V _{i(on)}	-	0.8	_	Vdc
Output Voltage (on) (V _{CC} = 5.0 V, V _B = 2.5 V, R _L = 1.0 k Ω)	V _{OL}	-	-	0.2	Vdc
Output Voltage (off) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 0.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	V _{OH}	4.9	-	_	Vdc
Input Resistor	R1	1.5	2.2	2.9	kΩ
Resistor Ratio	R ₁ /R ₂	0.038	0.047	0.056	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle ≤ 2%.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, common for Q_2 (NPN))

Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Collector-Base Cutoff Current $(V_{CB} = 50 \text{ V}, I_E = 0)$	I _{СВО}	_	_	100	nAdc	
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ V}, I_B = 0$)	I _{CEO}	-	-	500	nAdc	
Emitter-Base Cutoff Current ($V_{EB} = 6.0 \text{ V}, I_C = 0$)	I _{EBO}	-	-	0.1	mAdc	
Collector-Base Breakdown Voltage $(I_C = 10 \ \mu\text{A}, I_E = 0)$	V _{(BR)CBO}	50	-	-	Vdc	
Collector-Emitter Breakdown Voltage (Note 5) ($I_C = 2.0 \text{ mA}, I_B = 0$)	V _{(BR)CEO}	50	_	_	Vdc	
ON CHARACTERISTICS					·	
DC Current Gain (Note 5) ($I_C = 5.0 \text{ mA}, V_{CE} = 10 \text{ V}$)	h _{FE}	80	140	-		
Collector-Emitter Saturation Voltage (Note 5) $(I_{C} = 10 \text{ mA}, I_{B} = 0.3 \text{ mA})$	V _{CE(sat)}	-	-	0.25	V	
Input Voltage (Off) (V _{CE} = 5.0 V, I _C = 100 μ A)	V _{i(off)}	-	1.2	-	Vdc	
Input Voltage (On) ($V_{CE} = 0.2 \text{ V}, I_C = 3.0 \text{ mA}$)	V _{i(on)}	_	1.9	_	Vdc	
Output Voltage (On) (V _{CC} = 5.0 V, V _B = 3.5 V, R _L = 1.0 k Ω)	V _{OL}	-	-	0.2	Vdc	
Output Voltage (Off) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 0.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	V _{OH}	4.9	-	-	Vdc	
Input Resistor	R1	32.9	47	61.1	kΩ	
Resistor Ratio	R ₁ /R ₂	0.8	1.0	1.2		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulsed Condition: Pulse Width = 300 ms, Duty Cycle $\leq 2\%$.



Figure 1. Derating Curve

TYPICAL CHARACTERISTICS – PNP TRANSISTOR



Figure 6. Input Voltage vs. Output Current

TYPICAL CHARACTERISTICS – NPN TRANSISTOR





Figure 11. Input Voltage vs. Output Current

0.043

0.004





- XXX = Specific Device Code

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering

details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42985B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SC-88/SC70-6/SOT-363 PAGE 1 OF 2 ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	the Document Repository. COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2		
ON Semiconductor and 🕕 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.