

Power Booster Amplifier




FEATURES

- Wide Supply Range ±30V to ±100V
- High Output Current Up to 2A Continuous
- Voltage and Current Gain
- High Slew Rate —50V/μs Minimum
- Programmable Output Current Limit
- High Power Bandwidth 160 kHz Minimum
- Low Quiescent Current 12mA Typical



- High Voltage Instrumentation
- Electrostatic Transducers & Deflection
- Programmable Power Supplies up to 180V_{P-P}





The output stage utilizes complementary MOSFETs, providing symmetrical output impedance and eliminating secondary breakdown limitations imposed by Bipolar Junction Transistors. Internal feedback and gain-set resistors are provided for a pin-strappable gain of 3. Additional gain can be achieved with a single external resistor. Compensation is not required for most driver/gain configurations, but can be accomplished with a single external capacitor. Although the booster can be configured quite simply, enormous flexibility is provided through the choice of driver amplifier, current limit, supply voltage, voltage gain, and compensation.


This hybrid circuit utilizes a beryllia (BeO) substrate, thick film resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance. Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 8-pin TO-3 package is electrically isolated and hermetically sealed using one-shot resistance welding. The use of compressible isolation washers voids the warranty.





TYPICAL CONNECTIONS


Figure 1: Typical Connections





PINOUT AND DESCRIPTION TABLE

Figure 2: External Connections



Pin Number	Name	Description		
1	OUT	The output. Connect this pin to load and to the feedback resistors.		
2	CL	Connect to the current limit resistor. Output current flows into/out of this pin through R_{CL} . The output pin and the load are connected to the other side of R_{CL} .		
3	+Vs The positive supply rail.			
4	IN	The input.		
5	GND Ground. Connect to same ground as referenced by input amplifier.			
6 -Vs The		The negative supply rail.		
/ (¬AIN		Gain resistor pin. Connect R_{GAIN} between GAIN and OUT. This will specify the gain for the power booster itself, not the composite amplifier. See applicable section.		
8 CC Compensation capacitor connection. Select value based on Phase See applicable section.		Compensation capacitor connection. Select value based on Phase Compensation. See applicable section.		



SPECIFICATIONS

The power supply voltage specified under typical (TYP) applies, $T_C = 25$ °C unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
Supply Voltage, total	+V _s to -V _s		200	V
Output Current, within SOA	I _O		2	А
Power Dissipation, internal @ $T_c = 25^{\circ}C^1$	P _D		35	W
Input Voltage, referred to common	V _{cm}	-15	+15	V
Temperature, pin solder, 10s max.			350	°C
Temperature, junction ¹	T _J		150	°C
Temperature, storage		-65	+150	°C
Operating Temperature Range, case	T _C	-55	+125	°C

^{1.} Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF (Mean Time to Failure).



The PB50 is constructed from MOSFET transistors. ESD handling procedures must be observed. The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

INPUT

Parameter	Test Conditions	Min	Тур	Max	Units
Offset Voltage, initial			±.75	±1.75	V
Offset Voltage vs. temperature	Full temp range		-4.5	-7	mV/°C
Input Impedance, DC		25	50		kΩ
Input Capacitance			3		pF
Closed Loop Gain Range		3	10	25	V/V
Gain Accuracy, internal Rg, Rf	A _V = 3		±10	±15	%
Gain Accuracy, external Rf	Rf A _V = 10		±15	±25	%
	F = 10 kHz, AV _{CL} = 10, C _C = 22pF		10		0
Phase Shift	F =200 kHz, AV _{CL} =10, C _C = 22pF		60		o



OUTPUT

Parameter	Test Conditions	Min	Тур	Max	Units
Voltage Swing	Io = 2A	±V _S - 11	±V _S – 9		V
Voltage Swing	Io = 1A	±V _S - 10	±V _S - 7		V
Voltage Swing	Io = 0.1A	±V _S -8	±V _S – 5		V
Current, continuous		2			Α
Slew Rate	Full temp range	50	100		V/µs
Capacitive Load	Full temp range		2200		pF
Settling Time to 0.1%	R _L = 100 Ω, 2V step		2		μs
Power Bandwidth	V _C = 100Vpp	160	320		kHz
Small Signal Bandwidth	C _C = 22pF, A _V = 25, ±V _S = ±100V		100		kHz
Small Signal Bandwidth	$C_C = 22pF, A_V = 3, \pm V_S = \pm 30V$		1		MHz

POWER SUPPLY

Parameter	Test Conditions	Min	Тур	Max	Units
Voltage, ±V _S ¹	Full temp range	±30 ²	±60	±100	V
	V _S = ±30		9	12	mA
Current, quiescent	V _S = ±60		12	18	mA
	V _S = ±100		17	25	mA

- 1. $+V_S$ and $-V_S$ denote the positive and negative supply rail respectively.
- 2. $+V_S$ must be at least 15V above COM, $-V_S$ must be at least 30V below COM.

THERMAL

Parameter	Test Conditions	Min	Тур	Max	Units
Resistance, AC junction to case ¹	Full temp range, F > 60 Hz		1.8	2	°C/W
Resistance, DC junction to case	Full temp range, F < 60 Hz		3.2	3.5	°C/W
Resistance, junction to air	Full temp range		30		°C/W
Temperature Range, case	Meets full range specifications	-25	25	85	°C

1. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.



TYPICAL PERFORMANCE GRAPHS

Figure 3: Power Derating




Figure 5: Output Voltage Swing




Figure 4: Current Limit




Figure 6: Small Signal Response (Open Loop Gain and Phase)






Figure 7: Small Signal Response (Closed Loop Gain)




Figure 8: Small Signal Response (Closed Loop Phase)




Figure 9: Quiescent Current




Figure 10: Input Offset Voltage






Figure 11: Slew Rate vs. Temperature




Figure 12: Power Response




Figure 13: Harmonic Distortion (No Driver)





Figure 14: Harmonic Distortion






SAFE OPERATING AREA (SOA)

Note: The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.

Figure 15: SOA






GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexanalog.com for Apex Microtechnology's complete Application Notes library, Technical Seminar Workbook, and Evaluation Kits.

TYPICAL APPLICATIONS

Figure 16: Typical Applications



CURRENT LIMIT

For proper operation, the current limit resistor (R_{CL}) must be connected as shown in the typical connection diagram. The minimum value is 0.27Ω with a maximum practical value of 47Ω . For optimum reliability the resistor value should be set as high as possible. The value is calculated as follows: $+I_1$ =

$$I_{CL} = \frac{0.65 V}{R_{CL}} + 0.01 A$$
 $-I_{CL} = \frac{0.65 V}{R_{CL}}$

COMPOSITE AMPLIFIER CONSIDERATIONS

Cascading two amplifiers within a feedback loop has many advantages, but also requires careful consideration of several amplifier and system parameters. The most important of these are gain, stability, slew rate, and output swing of the driver. Operating the booster amplifier in higher gains results in a higher slew rate and lower output swing requirement for the driver, but makes stability more difficult to achieve.



GAIN SET

$$R_G = [(Av - 1) \bullet 3.1k] - 6.2k$$

$$Av = \frac{R_G + 6.2k}{3.1k} + 1$$

The booster's closed-loop gain is given by the equation above. The composite amplifier's closed loop gain is determined by the feedback network, that is: –Rf/Ri (inverting) or 1+Rf/Ri (non-inverting). The driver amplifier's "effective gain" is equal to the composite gain divided by the booster gain. Example: Inverting configuration (figure 1) with

R i = 2 k, R f = 60 k, R gain = 0:
Av (booster) =
$$(6.2 \text{ k/3.1 k}) + 1 = 3$$

Av (composite) = $60 \text{ k/2 k} = -30$
Av (driver) = $-30/3 = -10$

STABILITY

Stability can be maximized by observing the following guidelines:

- 1. Operate the booster in the lowest practical gain.
- 2. Operate the driver amplifier in the highest practical effective gain.
- 3. Keep gain-bandwidth product of the driver lower than the closed loop bandwidth of the booster.
- 4. Minimize phase shift within the loop.

A good compromise for (1) and (2) is to set booster gain from 3 to 10 with total (composite) gain at least a factor of 3 times booster gain. Guideline (3) implies compensating the driver as required in low composite gain configurations. Phase shift within the loop (4) is minimized through use of booster and loop compensation capacitors Cc and Cf when required. Typical values are 5pF to 33pF.

Stability is the most difficult to achieve in a configuration where driver effective gain is unity (ie; total gain = booster gain). For this situation, Table 1 gives compensation values for optimum square wave response with the op amp drivers listed.

TABLE 1: TYPICAL VALUES FOR CASE WHERE OP AMP EFFECTIVE GAIN = 1.

DRIVER	C _{CH}	C _F	c _c	FPBW	SR	
OP07	-	22p	22p	4kHz	1.5	
741	-	18p	10p	20kHz	7	
LF155	-	4.7p	10p	60kHz	>60	
LF156	-	4.7p	10p	80kHz	>60	
TL070	22p	15p	10p	80kHz	>60	
For: R _F = 33 k, R _I = 3.3 k, R _G = 22 k						



Figure 17: Non-inverting Composite Amplifier

SLEW RATE

The slew rate of the composite amplifier is equal to the slew rate of the driver times the booster gain, with a maximum value equal to the booster slew rate.

OUTPUT SWING

The maximum output voltage swing required from the driver op amp is equal to the maximum output swing from the booster divided by the booster gain. The Vos of the booster must also be supplied by the driver, and should be subtracted from the available swing range of the driver. Note also that effects of Vos drift and booster gain accuracy should be considered when calculating maximum available driver swing.