# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved


Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



# PBSS8110Z 100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor Rev. 02 — 8 January 2007

**Product data sheet** 

# 1. Product profile

### 1.1 General description

NPN low  $V_{CEsat}$  Breakthrough In Small Signal (BISS) transistor in a SOT223 (SC-73) small Surface-Mounted Device (SMD) plastic package.

PNP complement: PBSS9110Z.

#### **1.2 Features**

- Low collector-emitter saturation voltage V<sub>CEsat</sub>
- High collector current capability I<sub>C</sub> and I<sub>CM</sub>
- High collector current gain (h<sub>FE</sub>) at high I<sub>C</sub>
- High efficiency due to less heat generation
- Smaller required Printed-Circuit Board (PCB) area than for conventional transistors

### 1.3 Applications

- High-voltage DC-to-DC conversion
- High-voltage MOSFET gate driving
- High-voltage motor control
- High-voltage power switches (e.g. motors, fans)
- Automotive applications

#### 1.4 Quick reference data

#### Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CEO}$	collector-emitter voltage	open base	-	-	100	V
I <sub>C</sub>	collector current		-	-	1	А
I <sub>CM</sub>	peak collector current	single pulse; t <sub>p</sub> ≤ 1 ms	-	-	3	A
R <sub>CEsat</sub>	collector-emitter saturation resistance	I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	<u>[1]</u> -	160	200	mΩ

[1] Pulse test:  $t_p \le 300 \ \mu s$ ;  $\delta \le 0.02$ .



100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

# 2. Pinning information

Table 2.	Pinning		
Pin	Description	Simplified outline	Symbol
1	base		
2	collector		2, 4
3	emitter		1
4	collector		' <b>`</b> ] 3
			sym016

# 3. Ordering information

Table 3. Orde	ring infor	mation				
Type number	Package	e				
	Name	Description	Version			
PBSS8110Z	SC-73	plastic surface-mounted package with increased heat sink; 4 leads	SOT223			

### 4. Marking

Table 4.	Marking codes	
Type num	iber	Marking code
PBSS811	0Z	PB8110

# 5. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		0 7 (	/		
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CBO</sub>	collector-base voltage	open emitter	-	120	V
V <sub>CEO</sub>	collector-emitter voltage	open base	-	100	V
$V_{EBO}$	emitter-base voltage	open collector	-	5	V
I <sub>C</sub>	collector current		-	1	А
I <sub>CM</sub>	peak collector current	single pulse; $t_p \leq 1 \text{ ms}$	-	3	A
I <sub>B</sub>	base current		-	0.3	А
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$	<u>[1]</u> _	0.65	W
			[2] _	1	W
			<u>[3]</u> _	1.4	W

#### 100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

#### Table 5. Limiting values ...continued


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-65	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.

[3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm<sup>2</sup>.



### 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>th(j-a)</sub>	thermal resistance from	in free air	<u>[1]</u> _	-	192	K/W
junction	junction to ambient		[2] _	-	125	K/W
			[3] _	-	89	K/W
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point		-	-	17	K/W


[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.

[3] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm<sup>2</sup>.


#### **NXP Semiconductors**

# **PBSS8110Z**



#### **NXP Semiconductors**


# **PBSS8110Z**




### 100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

# 7. Characteristics


Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I <sub>CBO</sub>	collector-base cut-off	V <sub>CB</sub> = 80 V; I <sub>E</sub> = 0 A		-	-	100	nA
	current	$V_{CB} = 80 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 \text{ °C}$		-	-	50	μΑ
I <sub>CES</sub>	collector-emitter cut-off current	V <sub>CE</sub> = 80 V; V <sub>BE</sub> = 0 V		-	-	100	nA
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = 4 V; I_C = 0 A$		-	-	100	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = 10 \text{ V};$ $I_{C} = 1 \text{ mA}$		150	-	-	
		V <sub>CE</sub> = 10 V; I <sub>C</sub> = 250 mA		150	-	500	
		V <sub>CE</sub> = 10 V; I <sub>C</sub> = 0.5 A	<u>[1]</u>	100	-	-	
		$V_{CE} = 10 \text{ V}; I_{C} = 1 \text{ A}$	<u>[1]</u>	80	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	I <sub>C</sub> = 100 mA; I <sub>B</sub> = 10 mA		-	-	40	mV
	l <sub>C</sub> = 500 mA; l <sub>B</sub> = 50 mA	<u>[1]</u>	-	-	120	mV	
		I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	<u>[1]</u>	-	-	200	mV
R <sub>CEsat</sub>	collector-emitter saturation resistance	I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	[1]	-	160	200	mΩ
V <sub>BEsat</sub>	base-emitter saturation voltage	I <sub>C</sub> = 1 A; I <sub>B</sub> = 100 mA	<u>[1]</u>	-	-	1.05	V
V <sub>BEon</sub>	base-emitter turn-on voltage	$V_{CE} = 10 \text{ V}; I_{C} = 1 \text{ A}$	[1]	-	-	0.9	V
t <sub>d</sub>	delay time	V <sub>CC</sub> = 10 V;		-	25	-	ns
t <sub>r</sub>	rise time	$I_{\rm C} = 0.5 \rm A;$		-	220	-	ns
t <sub>on</sub>	turn-on time	– I <sub>Bon</sub> = 0.025 A; I <sub>Boff</sub> = –0.025 A		-	245	-	ns
t <sub>s</sub>	storage time			-	365	-	ns
t <sub>f</sub>	fall time			-	185	-	ns
t <sub>off</sub>	turn-off time			-	550	-	ns
f <sub>T</sub>	transition frequency	$V_{CE} = 10 V;$ $I_{C} = 50 mA;$ f = 100 MHz		100	-	-	MHz
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V};$ $I_E = i_e = 0 \text{ A};$ f = 1  MHz		-	-	7.5	pF






100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

# 8. Test information



100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

### 9. Package outline



# **10. Packing information**

#### Table 8. Packing methods


The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing	quantity
			1000	4000
PBSS8110Z	SOT223	8 mm pitch, 12 mm tape and reel	-115	-135

[1] For further information and the availability of packing methods, see Section 14.

100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

### **11. Soldering**



### 100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

# **12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes			
PBSS8110Z_2	20070108	Product data sheet	-	PBSS8110Z_1			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>						
	<ul> <li>Legal texts h</li> </ul>	have been adapted to the new	company name where a	appropriate.			
		General description": amende	ed				
		'Features": amended					
	<ul> <li>Section 1.3 '</li> </ul>	'Applications": amended					
		ck reference data": conditions					
	<ul> <li><u>Table 1</u>: R<sub>CEsat</sub> equivalent on-resistance redefined to collector-emitter saturation resistance</li> </ul>						
	<ul> <li><u>Table 2 "Pinning"</u>: simplified outline drawing amended</li> </ul>						
	<u>Table 4 "Marking codes"</u> : amended						
	<ul> <li><u>Table 5 "Limiting values</u>": conditions for I<sub>CM</sub> peak collector current adapted</li> </ul>						
	• <u>Table 5</u> : T <sub>amb</sub> operating ambient temperature redefined to ambient temperature						
	<u>Table 6 "Thermal characteristics"</u> : amended						
	<ul> <li><u>Table 6</u>: R<sub>th(j-s)</sub> thermal resistance from junction to soldering point redefined to R<sub>th(j-sp)</sub> thermal resistance from junction to solder point</li> </ul>						
	• Figure 2: amended						
	<ul> <li>Figure 2: Z<sub>th</sub> transient thermal impedance redefined to Z<sub>th(j-a)</sub> transient thermal impedance from junction to ambient</li> </ul>						
	<ul> <li>Figure 2: t<sub>p</sub> pulse time redefined to pulse duration</li> </ul>						
	• Figure 3 and 4: added						
	<ul> <li><u>Table 7</u>: R<sub>CEsat</sub> equivalent on-resistance redefined to collector-emitter saturation resistance</li> </ul>						
	<ul> <li><u>Table 7</u>: switching times added</li> </ul>						
	• Figure 5, 6, 8 and 12: amended						
	<ul> <li><u>Section 8 "Test information"</u>: added</li> </ul>						
	<ul> <li>Figure 15: st</li> </ul>	uperseded by minimized pack	age outline drawing				
	<ul> <li>Section 10 "</li> </ul>	Packing information": added					
	Section 11 "	Soldering": added					
	Section 13 "	Legal information": updated					
PBSS8110Z_1	20040426	Product data sheet	-	-			

#### 100 V, 1 A NPN low V<sub>CEsat</sub> (BISS) transistor

### **13. Legal information**

### 13.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 14. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com