

# PCA9646 Buffered 4-channel 2-wire bus switch Rev. 2 — 17 June 2015

# 1. General description

The PCA9646 is a monolithic CMOS integrated circuit for 2-wire bus buffering and switching in applications including I<sup>2</sup>C-bus, SMBus, PMBus, and other systems based on similar principles.

Each of the four outputs may be independently enabled in any combination as determined by the contents of the programmable control register. Each I/O is impedance isolated from all others, thus allowing a total of five branches of 2-wire bus with the maximum specified load (e.g.,  $5 \times 400$  pF for Fm+ I<sup>2</sup>C-bus at 1 MHz, or  $5 \times 4$  nF at lower frequencies) (Ref. 1). More than one PCA9646 may be used in series, providing a substantial fan-out capability.

The PCA9646 includes a unidirectional buffer for the clock signal, and a bidirectional buffer for the data signal. The direction of the clock signal may also be set by the contents of the programmable control register. Clock stretching and timing must always be under control of the master device.

The PCA9646 has excellent application to 2-wire bus address expansion and increasing of maximum load capacitance. Very large LED displays are a perfect example.

## 2. Features and benefits

- Drop-in pin compatible with PCA9546A, etc.
- Each I/O is impedance isolated from all others allowing maximum capacitance on all branches
- 30 mA static sink capability on all ports
- Works with I<sup>2</sup>C-bus (Standard-mode, Fast-mode, and Fast-mode Plus (Fm+)), SMBus (standard and high power mode), and PMBus
- Fast switching times allow operation in excess of 1 MHz
- Allows driving of large loads (e.g., 5 × 4 nF)
- Hysteresis on I/O increases noise immunity
- Operating voltages from 2.7 V to 5.5 V
- Uncomplicated characteristics suitable for quick implementation in most common 2-wire bus applications
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA



# 3. Applications

- Large arrays of I<sup>2</sup>C-bus components, e.g., LED displays
- Power management systems
- Game consoles, computers, RAID systems

# 4. Ordering information

Type number Topside		Package			
	marking	Name	Description	Version	
PCA9646PW	PCA9646	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1	

# 4.1 Ordering options

#### Table 2.Ordering options


Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9646PW	PCA9646PW,118	TSSOP16	REEL 13" Q1/T1 *STANDARD MARK SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$

2 of 22

# **PCA9646**


#### Buffered 4-channel 2-wire bus switch

# 5. Block diagram



# 6. Pinning information

## 6.1 Pinning



## 6.2 Pin description

Table 3.	Pin description		
Symbol	Pin	Description	
A0	1	address input 0	
A1	2	address input 1	
RESET	3	active LOW reset input	
SD0	4	serial data 0	
SC0	5	serial clock 0	
SD1	6	serial data 1	
SC1	7	serial clock 1	
V <sub>SS</sub>	8	negative supply (ground)	
SD2	9	serial data 2	
SC2	10	serial clock 2	
SD3	11	serial data 3	
SC3	12	serial clock 3	
A2	13	address input 2	
SCL	14	serial clock line (normally input)	
SDA	15	serial data line	
V <sub>DD</sub>	16	positive supply	

# 7. Functional description

Refer to Figure 1 "Simplified block diagram of PCA9646".

#### 7.1 V<sub>DD</sub>, V<sub>SS</sub> — DC supply pins

The power supply voltage for the PCA9646 may be any voltage in the range 2.7 V to 5.5 V. The IC supply must be common with the supply for the bus. Hysteresis on the ports are a percentage of the IC's power supply, hence noise margin considerations should be taken into account when selecting an operating voltage.

#### 7.2 SCL — clock signal input

The clock signal buffer is unidirectional, with this pin acting as the default input. However, the clock signal direction may be reversed by setting the MSB of the Control register HIGH. In normal I<sup>2</sup>C-bus operations the master device generates a unidirectional clock signal to the slave. For lowest cost the PCA9646 combines unidirectional buffering of the clock signal with a bidirectional buffer for the data signal. Clock stretching is therefore not supported and slave devices that may require clock stretching must be accommodated by the master adopting an appropriate clocking when communicating with them.

The buffer includes hysteresis to ensure clean switching signals are output, especially with slow rise times on high capacitively loaded buses.

#### 7.3 SC0, SC1, SC2, SC3 — clock signal outputs

The clock signal from SCL is buffered through four independent buffers, and the signal is presented at the four SC0 to SC3 ports. Ports are open-drain type and require external pull-up resistors.

When the MSB of the control register is set HIGH, the port direction is reversed. The ANDed result of the selected SC0 to SC3 lines is then used to drive the open-drain output of the SCL pin.

#### 7.4 SDA, SD0, SD1, SD2, SD3 — data signal inputs/outputs

The data signal buffers are bidirectional. The port (SDA, or any one of SD0 to SD3) which first falls LOW, will decide the direction of this buffer and 'lock out' signals coming from the opposite side. As the 'input' signal continues to fall, it will then drive the open-drain of the 'output' side LOW. Again, hysteresis is applied to the buffer to minimize the effects of noise. Ports are open-drain type and require external pull-up resistors.

At some points during the communication, the data direction will reverse—for example, when the slave transmits an acknowledge (ACK) or responds with its register contents. During these times, the controlling 'input' side will have to rise to  $V_{unlock}$  before it releases the 'lock', which then allows the 'output' side to gain control, and pull (what was) the 'input' side LOW again. This will cause a 'pulse' on the 'input' side, which can be quite long duration in high capacitance buses. However, this pulse will not interfere with the actual data transmission, as it should not occur during times of clock line transition (during normal I<sup>2</sup>C-bus and SMBus protocols), and thus data signal set-up time requirements are still met.

## 7.5 **RESET** — reset IC to default state

The active LOW  $\overline{\text{RESET}}$  input is used to disable the buffer, and reset it to its default state. The IC should only be disabled when the bus is idle to avoid truncation of commands which may confuse other devices on the bus.


The RESET signal will clear the contents of the Control register, which has the effect of disabling all output lines SC[0:3] and SD[0:3]. It is the nature of the I<sup>2</sup>C-bus protocol that devices may become 'stuck'. To help in the clearing of this condition, the PCA9646 can be reset, and each port brought on-line successively to find the component holding the bus LOW.

#### 7.6 Power-On Reset (POR)

During power-on, the PCA9646 is internally held in the reset condition for a maximum of  $t_{rst} = 500$  ns. The default condition after reset is for the Control register to be erased (all zeros), resulting in all output channels being disabled.

#### 7.7 A0, A1, A2 — address lines


The slave address of the PCA9646 is shown in <u>Figure 3</u>. The address pins (A2, A1, A0) must be driven to a HIGH or LOW level—they are not internally pulled to a default state.



The read/write bit must be set LOW to enable a write to the Control register, or HIGH to read from the Control register.

#### 7.8 Control register

The Control register of the PCA9646 is shown in <u>Figure 4</u>. Each of the four output channels (SCn/SDn pairs) can be enabled independently, and the direction of the clock signal can be reversed.



A LOW or 'zero' bit (B[3:0]) indicates that the respective channel (SC[3:0], SD[3:0]) is disabled. The default reset condition of the register is all zeros, all channels disabled, forward direction. A HIGH or 'one' bit indicates the respective channel is enabled.

Example: B3 = 1, B2 = 0, B1 = 1, B0 = 0 means channel 3 (SC3/SD3) and channel 1 (SC1/SD1) are enabled, and channel 2 (SC2/SD2) and channel 0 (SC0/SD0) are disabled.


As each channel is individually buffered, the loads on each are isolated, and therefore there is no special requirement to keep the sum of the collective capacitances below the maximum bus capacitance. Instead, each line may have up to the maximum bus capacitance and be enabled or disabled without affecting the performance of the other channels.


The Most Significant Bit (MSB) B7 is used to set the direction of the SCL (clock) signal. The default state is LOW (zero). In this state, the SCL port will act as the input, and the IC will supply a buffered signal to any of the four output channels (SC0 to SC3) which are enabled. When B7 is set HIGH (one), the clock signal direction is reversed. The ports SC0 to SC3 act as inputs, the ANDed combination of the selected signals is buffered and output on the SCL pin.

The PCA9646 is always addressable from the SCL/SDA side, regardless of the state of B7. Any device which can communicate data to the SCL/SDA pins, either by being directly attached to those pins or by transmitting through the PCA9646 (when B7 = 1), may address the device and change the control register's contents. The Control register is only updated upon receipt of the STOP condition.

#### 8. Bus transaction

A typical I<sup>2</sup>C-bus write transaction to the PCA9646 is shown in <u>Figure 5</u>. A typical read transaction is shown in <u>Figure 6</u>.





All information provided in this document is subject to legal disclaimers.

PCA9646

© NXP Semiconductors N.V. 2015. All rights reserved

# 9. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		<u>[1]</u> –0.3	+7	V
V <sub>I/O</sub>	voltage on an input/output pin	pins SDx, SCx	[1] V <sub>SS</sub> – 0.5	+7	V
VI	input voltage	RESET pin	[1] V <sub>SS</sub> – 0.5	V <sub>DD</sub> + 0.5	V
		address pins A2, A1, A0	[1] V <sub>SS</sub> – 0.5	V <sub>DD</sub> + 0.5	V
I	input current	pins other than SCx/SDx	-	20	mA
		all SCx and SDx	-	40	mA
I <sub>SS</sub>	ground supply current		-	280	mA
P <sub>tot</sub>	total power dissipation		-	300	mW
T <sub>stg</sub>	storage temperature		-55	+125	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] Voltages are specified with respect to pin 8 ( $V_{SS}$ ).

# **10. Characteristics**

#### Table 5.Characteristics

 $T_{amb} = -40$  °C to +85 °C; voltages are specified with respect to ground (V<sub>SS</sub>);  $V_{DD} = 5.5$  V unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Power su	pply					
V <sub>DD</sub>	supply voltage	operating	2.7	-	5.5	V
I <sub>DD</sub>	supply current	quiescent; $V_{I}$ (RESET pin) = 0 V	-	-	1	μA
I <sup>2</sup> C-bus p	orts (SCL, SDA, SC[3:0], SD[3	3:0])				
V <sub>I2C-bus</sub>	I <sup>2</sup> C-bus voltage	SDx, SCx	-	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage	$V_{DD} = 2.7 V$	<u>[1]</u> -	-	0.4	V
		V <sub>DD</sub> = 5.5 V	<u>[1]</u> _	-	0.5	V
V <sub>IH</sub>	HIGH-level input voltage	$V_{DD} = 2.7 V$	[ <u>1]</u> 1.2	-	-	V
		V <sub>DD</sub> = 5.5 V	<u>[1]</u> 2.0	-	-	V
V <sub>I(hys)</sub>	hysteresis of input voltage	$V_{DD} = 2.7 V$	<u>[1]</u> 80	-	-	mV
		V <sub>DD</sub> = 5.5 V	<u>[1]</u> 200	-	-	mV
ILI	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
I <sub>O(sink)</sub>	output sink current	LOW-level; $V_{Sxx}$ input < $V_{IL}$	30	-	-	mA
V <sub>OL</sub>	LOW-level output voltage	$I_{OL}$ = 30 mA; $V_{DD}$ = 2.7 V	-	260	450	mV
		$I_{OL} = 30 \text{ mA}; V_{DD} = 5.5 \text{ V}$	-	140	275	mV
Pins SDA	, SD0, SD1, SD2, SD3					
V <sub>lock</sub>	direction lock voltage	$V_{DD} = 2.7 V$	<u>[1]</u> _	-	1.3	V
		V <sub>DD</sub> = 5.5 V	<u>[1]</u> _	-	3.0	V
V <sub>unlock</sub>	direction unlock voltage	V <sub>DD</sub> = 2.7 V	<u>[1]</u> 2.0	-	-	V
		V <sub>DD</sub> = 5.5 V	<u>[1]</u> 4.8	-	-	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
RESET						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>DD</sub> = 2.7 V	2.0	-	-	V
		V <sub>DD</sub> = 5.5 V	4.8	-	-	V
V <sub>IL</sub> LOW-level input v	LOW-level input voltage	V <sub>DD</sub> = 2.7 V	-	-	650	mV
		V <sub>DD</sub> = 5.5 V	-	-	900	mV
V <sub>hys</sub>	hysteresis voltage	V <sub>DD</sub> = 2.7 V	100	-	-	mV
		V <sub>DD</sub> = 5.5 V	200	-	-	mV
I <sub>LI</sub>	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
t <sub>w(rst)L</sub>	LOW-level reset time	$V_{I} < V_{IL}$	[2] _	25	-	ns
t <sub>rst</sub>	reset time	$\overline{\text{RESET}}$ pin; from $V_1 > V_{IH}$	-	250	500	ns
t <sub>POR</sub>	power-on reset pulse time	$\overline{\text{RESET}}$ pin; from $V_1 > V_{1H}$	-	250	500	ns
Address	oins (A0, A1, A2)					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>DD</sub> = 2.7 V	1.7	-	-	V
		V <sub>DD</sub> = 5.5 V	3.5	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>DD</sub> = 2.7 V	-	-	0.7	V
		V <sub>DD</sub> = 5.5 V	-	-	1.5	V
I <sub>LI</sub>	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μA
Timing ch	aracteristics (Figure 7)					
t <sub>d</sub>	delay time	$R_{PU}$ = 200 $\Omega$ ; $V_{DD}$ = 2.7 V	-	85	-	ns
		$R_{PU}$ = 200 $\Omega$ ; $V_{DD}$ = 5.5 V	-	65	-	ns
t <sub>f</sub>	fall time	R <sub>PU</sub> = 200 Ω	-	13	-	ns

#### Table 5. Characteristics ... continued

[1] Supply voltage dependent; refer to graphs (Figure 8 through Figure 11) for typical trend.


[2] Guaranteed by design, not subject to test.



#### **NXP Semiconductors**


# PCA9646

#### Buffered 4-channel 2-wire bus switch



# **11. Application information**

Figure 12 shows a typical data transfer through the PCA9646. The PCA9646 has excellent application to extending loads and expanding the address space of slave devices. Rise times are determined simply by the side of the buffer with the slowest RC time constant.



<u>Figure 13</u> shows a typical application for the PCA9646. Each channel can support up to the maximum permissible capacitance load, thus the maximum loading of the system can be 5 times that which could be achieved without buffering.

The channel enable function can be used to interface buses of different operating frequencies. When certain bus sections are enabled, the system frequency may be limited by a bus section having a slave device specified only to 100 kHz. When that bus section is disabled, the slow slave is isolated and the remaining bus can be run at 400 kHz. The timing performance and current sinking capability will allow the PCA9646 to run in excess of the 1 MHz maximum limit of the I<sup>2</sup>C-bus Fast-mode Plus (Fm+), or to run a huge 4 nF load at 100 kHz.

Figure 14 shows the PCA9646 used as a line driver. Four such lines (only one shown) can be run from the same device. The receiving end may then again be used as a 4-way bus switch, radiating out into another four lines.

Using the address pins, this entire structure may be repeated. Thus a total of eight PCA9646 'line drivers' may be connected to a single bus master (U1), allowing for 32 ( $8 \times 4$ ) long distance bus pairs to be driven from the one I<sup>2</sup>C-bus port.


PCA9646


11 of 22

#### **NXP Semiconductors**

# **PCA9646**

#### Buffered 4-channel 2-wire bus switch







PCA9646 Product data sheet

Figure 15 shows how PCA9646 can be used to combine or extend existing long cable systems using P82B715 I<sup>2</sup>C-bus extenders when they have reached their maximum capacitance limit. P82B715 alone provides a '10× impedance transformation' (Ref. 2) but no isolation of the loadings on either side. P82B715 systems have a finite capacitance limit and its system calculations can be relatively complex. The buffering action of PCA9646 simplifies calculations and allows the isolated bus rise time to meet the Fast-mode requirement even when that is not possible on the long cable section.


Of course it is possible to create a much larger system by connecting existing long P82B715 cable systems to each of the four channels and driving all of them from one isolated Master.



The PCA9646 may also be driven in series. Figure 16 shows this configuration. In this scenario, each of the four outputs of the first device (U2) has six more PCA9646's connected to it. Each of those six devices has four outputs, thus giving  $4 \times 7 \times 4 = 112$  outputs. If the RESET pin on U2 was also driven from the master, it would be possible to reproduce this entire structure multiple times, giving a truly massive address space capability. Such a configuration may be applied to situations such as display drivers.



# 12. Package outline



#### Fig 17. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

# **13. Handling information**

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow* soldering description".

#### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

#### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 18</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 6 and T

#### Table 6.SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		

#### Table 7. Lead-free process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 18.

**PCA9646** 

#### Buffered 4-channel 2-wire bus switch



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## **15. Abbreviations**

Table 8.	Abbreviations
Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
LED	Light-Emitting Diode
MSB	Most Significant Bit
PMBus	Power Management Bus
RAID	Redundant Array of Independent Discs
RC	Resistor-Capacitor network
SMBus	System Management Bus

#### 16. References

- [1] UM10204, "I<sup>2</sup>C-bus specification and user manual" NXP Semiconductors; www.nxp.com/documents/user\_manual/UM10204.pdf
- [2] P82B715, I<sup>2</sup>C-bus extender NXP Semiconductors; Product data sheet; www.nxp.com/documents/data\_sheet/P82B715.pdf

18 of 22

# 17. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
PCA9646 v.2	20150617	Product data sheet	-	PCA9646 v.1		
Modifications:	<ul> <li>Removed P</li> </ul>	CA9646D and associated	SO16 package			
	<ul> <li>Section 2 "F</li> </ul>	Features and benefits": Add	led bullets for ESD and I	atch-up testing		
	<ul> <li>Section 4 "Ordering information": Updated ordering information</li> </ul>					
	Table 5 "Characteristics":					
	- Change	d typ value for t <sub>f</sub> from 16 to	13			
	- Change	d typ delay time values for	2.7 V from 100 ns to 85	ns		
	- Change	d typ delay time vlues for 5	.5 V from 70 ns to 65 ns			
PCA9646 v.1	20110301	Product data sheet	-	-		

# **18. Legal information**

#### 18.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup> Definition	
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 18.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2015. All rights reserved.

# PCA9646

#### Buffered 4-channel 2-wire bus switch

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

# own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

# **19. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com