

6.5Gbps 4-Lane SAS2/SATA3/XAUI ReDriver™with Equalization,De-emphasis and Flow-through pinout

Features

- → Up to 6.5Gbps SAS2/SATA3/XAUI ReDriver
- → Supporting 8 differential channels or 4 lanes
- → Per channel I²C configuration controls (3.3V Tolerant)
- → Adjustable receiver equalization
- → Adjustable transmitter amplitude and de-emphasis
- → 50-Ohm input/output termination
- → Mux/Demux feature
- → Channel loop-back
- → OOB fully supported
- → Single supply voltage, 1.2V ± 5%
- → Active Current per channel 95mA (typical)
- → Power down modes
 - Slumber current per channel -10mA (typical)
 - Standby current -1mA (typical)
- → Industrial temperature range: -40°C to 85°C
- → Packaging: 56-contact TQFN (5mm x 11mm)

Description


Pericom Semiconductor's PI2EQX6874 is a 6.5Gbps low power, 4 lane (8-channel) SAS2, SATA3, XAUI signal ReDriver. The device provides programmable equalization, amplification, and de-emphasis by I²C control, to optimize performance over a variety of physical mediums by reducing Inter-symbol interference.

PI2EQX6874 supports eight 100-Ohm Differential CML data I/O's between the Protocol ASIC to a switch fabric, across a backplane, or extends the signals across other distant data pathways on the user's platform.


The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver, whereas the integrated de-emphasis circuitry provides flexibility with signal integrity of the signal after the ReDriver.

In addition to providing signal re-conditioning, Pericom's PI2EQX6874 also provides power management Stand-by mode operated by a Power Down pin, or through I²C register. When input is idle, the device goes into power saving Slumber mode.

Block Diagram



Pin Configuration (Top-Side View)





Pin Description

Pin #	Pin Name	Type	Description
Data Signals	,	1	
2 3	A0RX+, A0RX-	I	CML inputs for Channel A0, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
48	A0TX+,	O	CML outputs for Channel A0, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
47	A0TX-	O	
7	A1RX+,	I	CML inputs for Channel A1, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
8	A1RX-	I	
43	A1TX+,	O	CML outputs for Channel A1, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
42	A1TX-	O	
12	A2RX+,	I	CML inputs for Channel A2, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
13	A2RX-	I	
38	A2TX+,	O	CML outputs for Channel A2, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
37	A2TX-	O	
17	A3RX+,	I	CML inputs for Channel A3 with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
18	A3RX-	I	
33	A3TX+,	O	CML outputs for Channel A3, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
32	A3TX-	O	
46	B0RX+,	I	CML inputs for Channel B0, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
45	B0RX-	I	
4	B0TX+,	O	CML outputs for Channel B0, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
5	B0TX-	O	
41	B1RX-,	I	CML inputs for Channel B1, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
40	B1RX+	I	
9	B1TX-,	O	CML outputs for Channel B1, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
10	B1TX+	O	
36	B2RX-,	I	CML inputs for Channel B2, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
35	B2RX+	I	
14	B2TX-,	O	CML outputs for Channel B2, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
15	B2TX+	O	
31	B3RX+,	I	CML inputs for Channel B3, with internal 50-Ohm pull-down. Goes to high-impedance during power-down (PD#=0).
30	B3RX-	I	
19	B3TX+,	O	CML outputs for Channel B3, with internal 50-Ohm pull-up. Goes to high-impedance during power-down (PD#=0).
20	B3TX-	O	
Control Signals	3		
26, 27, 25	A0, A1, A4	I	I ² C programmable address bit A0, A1 and A4 with 100K-Ohm internal pull up
28	LB#	I	Input with internal 100K-Ohm pull-up resistor. LB# = High or open for normal operation. LB# = Low for loopback connection of A_RX to A_TX and B_TX.
22	SIG_B	0	Signal detect output for channel B. SIG_B indicates a valid input signal which is > Vth at the differential inputs. With 100K-Ohm internal pull up.
23	MODE	I	A LVCMOS high level disables I ² C operation. With 100K-Ohm internal pull up
24, 54	NC		Do Not Connect (Reserved for future use.)
50	SIG_A	0	Signal detect output for channel A. SIG_A indicates a valid input signal which is > Vth at the differential inputs. With 100K-Ohm pull up. (Continued)



Pin #	Pin Name	Type	Description		
51	PD#	I	Input with internal 100K-Ohm pull-up resistor, PD# =High or open is normal operation, PD# =Low disable the IC, and set IC to power down mode, both input and output go Hi-Z.		
52	SDA	I/O	I ² C SDA data input/output. Up to 3.3V input tolerance		
53	SCL	I	I ² C SCL clock input. Up to 3.3V input tolerance.		
Power Pins					
55, 56, Center Pad	GND	PWR	Supply Ground		
1, 6, 11, 16, 21, 29, 34, 39, 44, 49	VDD	PWR	1.2V Supply Voltage ± 0.05V		

12/22/15



Description of Operation

Configuration Modes

Device configuration can be performed in two ways depending on the state of the MODE input. MODE determines whether IC configuration is default value or via I^2C control. Note that the MODE pin is not latched, and is always active to enable or disable I^2C access. When MODE pin is High, I2C is disabled. Default values of De-Emphasis, Output Swing and Receive Equalizer are enabled as follows:

De-emphasis:

D2_A, D1_A=D2_B, D1_B=11 (with internal 100K ohm pull up) indicating 8.5dB De-emphasis. DE_A=DE_B=1 indicating half-bit de-emphasis.

Swing:

S1_A, S0_A=S1_B, S0_B=11 (with internal 100K ohm pull up) indicating 1V differential swing.

Receive Equalizer:

SEL[2:0]_A=SEL[2:0]_B=111 (with internal 100K ohm pull up) indicating 13.8dB @ 6Gbps

When the MODE pin is Low, programming of all control registers via I²C is allowed. During initial power-on, the value at the configuration input pins: LB#, PD#, DE_A, DE_B, SEL0_A, SEL1_A, SEL2_A, D1_A, D2_A, S0_A, S1_A, SEL0_B, SEL1_B, SEL2_B, D1_B, D2_B, S0_B, S1_B, will be latched to the configuration registers as initial startup states.

Equalizer Configuration

The PI2EQX6874 input equalizer compensates for signal attenuation and Inter-Symbol Interference (ISI) resulting from long signal traces or cables, vias, signal crosstalk and other factors, by boosting the gain of high-frequency signal components. Because either too little, or too much, signal compensation may be non-optimal eight levels are provided to adjust for any application.

Equalizer configuration is performed in two ways determined by the state of the MODE pin. In MODE=1 (Input pin control), each group of 4 channels, A and B, has separate equalization control, and all four channels within the group are assigned the default configuration as highlighted in the Configuration Modes description above. In MODE=0 (I2C control), individual channel equalizer configuration can be controlled independently. The Equalizer selection table below describes pin strapping options and associated operation of the equalizer. Refer to the section on I2C programming for information on software configuration of the equalizer.

Each group of four channels, A and B, has separate equalization control, and all four channels within the group are assigned the same configuration state. The Equalizer Selection table below describes pin strapping options and associated operation of the equalizer. Refer to the section on I^2C programming for information on software configuration of the equalizer.

Equalizer Selection

SEL2_[A:B]	SEL1_[A:B]	SEL0_[A:B]	@1.5GHz	@3.0GHz
0	0	0	0.8dB	1.5dB
0	0	1	1.0dB	1.9dB
0	1	0	1.5dB	3.2dB
0	1	1	2.5dB	5.2dB
1	0	0	3.5dB	6.9dB
1	0	1	4.4dB	8.3dB
1	1	0	5.9dB	10.4dB
1	1	1	8.7dB	13.8dB



Output Configuration

The PI2EQX6874 provides flexible output strength and de-emphasis controls to provide the optimum signal to pre-compensate for losses across long trace or noisy environments so that the receiver gets a clean with good eye opening. Control of output configuration is grouped for the A and B channels, so that each channel within the group has the same setting.

Output configuration is performed in two ways depending on the state of the MODE pin. When the device first powers up, the $Sx_[A:B]$, and $Dx_[A:B]$ input pins are read into the appropriate control registers to set the power-on state. If the MODE pin is low, reprogramming of these control registers via I^2C is allowed.

Output Swing Control

The Output Swing Control table shows available configuration settings for output level control, as specified using the I^2C registers. Output swing settings are independant of the data rate.


S1_[A:B]	S0_[A:B]	Swing (Differential)
0	0	1.1V
0	1	0.5V
1	0	0.8V
1	1	1.0V

Output De-emphasis Width Adjustment

De-emphasis settings are determined by the state of the configuration registers (Bits 4, 3 of control Registers 5, 6, 7, 8, 9, 10, 11, 12) as shown in the Output De-emphasis Adjustment table below. De-emphasis-half-bit is selected as the default power-on mode, but can be changed to De-emphasis-full-bit via reprogramming the Loopback and De-emphasis Control register (Bit 2 and 3 of Byte 2) using the I²C interface. Output De-emphasis settings are independant of the data rate.

D2_[A:B]	D1_[A:B]	De-emphasis
0	0	2.5dB
0	1	4.5dB
1	0	6.5dB
1	1	8.5dB





Choice of half-bit or full-bit de-emphasis depends on the need for more de-emphasis (longer trace) or less de-emphasis (shorter trace) respectively.

12/22/15

15-0181



Input Level Detect

An input level detect and output squelch function is provided on each channel to eliminate re-transmission of input noise. A continuous signal level below the V_{th} - threshold causes the output driver to drive both the plus and minus signal pair to the common mode voltage.

The input sensitivity can be adjusted via the input level threshold register for special requirements.

Input Threshold Configuration

Bit	Threshold (mVppd)
7	180
6	160
5	140
4	120 (Default)
3	100
2	80
1	60
0	40



Loopback Operation

Loopback Modes		CONDITIONS
		LB_A0B0# = 1
A0 A0	NORMAL MODE	INDIS_A0 = 0
B0 - 20 - 1	A0Rx to A0Tx, B0Rx to B0Tx	OUTDIS_A0 = 0
80		INDIS_B0 = 0
		OUTDIS_B0 = 0
		LB_A0B0# = 0
A0 A0	BROADCAST MODE	INDIS_A0 =0
BOH	A0Rx to A0Tx and B0Tx	OUTDIS_A0 = 0
B0	AUKA 10 AUTA allu DUTA	INDIS_B0 = 1
		OUTDIS_B0 = 0
		LB_A0B0# = 0
A0 A0	LOOPBACK MODE	INDIS_A0 = 0
B0	A0Rx to B0Tx	OUT_DIS_A0 = 1
B0		INDIS_B0 = 1
		OUTDIS_B0 = 0
		LB_A0B0# = 1
	DEMUX MODE	INDIS_A0 = 0
	Solid Line	OUTDIS_A0 = 0
40	A0Rx to A0Tx	INDIS_B0 = 1
		OUTDIS_B0 =1
B0 B0		$LB_A0B0\# = 0$
	DEMUX MODE	$INDIS_A0 = 0$
	Dashed Line	OUTDIS_A0 = 1
	A0Rx to B0Tx	INDIS_B0 = 1
		OUTDIS_B0 = 0
		LB_A0B0# = 1
	MUX MODE	INDIS_A0 = 1
	Solid Line	OUTDIS_A0 = 1
A0 # A0	B0Rx to B0Tx	INDIS_B0 = 0
		OUTDIS_B0 = 0
B0 B0		LB_A0B0# = 0
	MUX MODE	INDIS_A0 = 0
	Dashed Line	OUTDIS_A0 = 1
	A0Rx to B0Tx	INDIS_B0 = 1
		OUTDIS_B0 = 0

Each lane provides a loopback mode for test purposes which is controlled by a strapping pin and I²C register bit. The LB# pin controls all lanes together. When this pin is high normal data mode is enabled. When LB# is low the loopback feature is enabled. The adjacent figure diagrams this operation. Loopback is not intended to be dynamically switched, and the normal system application is to initialize to one configuration or the other.

The Loopback mode can also support mux/ demux operation. Using I^2C configuration, unused inputs and outputs can be disabled to minimize power and noise.



I²C Operation

The integrated I²C interface operates as a slave device, supporting standard rate operation of 100Kbps, with 7-bit addressing mode. The data byte format is 8 bit bytes, and supports the format of indexing to be compatible with other bus devices. The index, or dummy byte will have no effect on the PI2EQX6874 operation. The bytes must be accessed in sequential order from the lowest to the highest byte with the ability to stop after any complete byte has been transferred. Address bits A4, A1 and A0 are programmable to support multiple chips environment. The Data is loaded until a Stop sequence is issued.

Note that the I²C inputs, SCL and SDA operate at 1.2V logic levels, and are 3.3V tolerant.

Configuration Register Summary

Byte	Mnemonic	Function
0	SIG	Signal Detect, indicates valid input signal level
1	RSVD	Reserved for future use
2	LBEC	Loopback and De-emphasis Control, provides for control of the loopback function and de-emphasis mode (de-emphasis or de-emphasis)
3	INDIS	Channel Input Disable, controls whether s channels input buffer is enabled or disabled
4	OUTDIS	Channel Output Disable, controls whether a channel output buffer is enabled or disabled.
5	A0	Channel A0 configuration
6	В0	Channel B0 configuration
7	A1	Channel A1 configuration
8	B1	Channel B1 configuration
9	A2	Channel A2 configuration
10	B2	Channel B2 configuration
11	A3	Channel A3 configuration
12	В3	Channel B3 configuration
13	VTH	Input level threshold configuration
14	RSVD	Reserved for future use



Register Description

BYTE 0 - Signal Detect (SIG)

SIG_xy=0=low input signal, SIG_xy=1=valid input signal

Bit	7	6	5	4	3	2	1	0
Name	SIG_A0	SIG_B0	SIG_A1	SIG_B1	SIG_A2	SIG_B2	SIG_A3	SIG_B3
Туре	R	R	R	R	R	R	R	R
Power-on State	X	X	X	X	X	X	X	X

Note: R=Read only, W=Write only, R/W=Read and Write, X=Undefined, rsvd=reserved for future use

The Signal Detect register provides information on the instantaneous status of the channel input from the Input Level Threshold Detect circuit. If the input level falls below the Vth- level the relevant SIG_xy bit will be 0, indicating a low-level noise or electrical idle input, resulting in the outputs going to the high-impedance off state or squelch mode. If the input level is above Vth-, then SIG_xy is 1, indicating a valid input signal, and active signal recovery operation.

BYTE 1 - Reserved

Reseved Byte 1 is visible via the I2C interface. This is a read-only byte with an undefined initial state after power-up. This byte is reserved for future use.

BYTE 2 - Loopback and De-emphasis Control Register (LBEC)

LB_xyxy#=0=loopback mode, LB_xyxy#=1=normal mode,

Slumber = 1 = auto-power down slumber enabled,

Slumber = 0 = auto power down disabled

 $DE_x = 0$ Full-bit de-emphasis, $DE_x = 1$ Half-bit de-emphasis,

Bit	7	6	5	4	3	2	1	0
Name	LB_A0B0#	LB_A1B1#	LB_A2B2#	LB_A3B3#	DE_A	DE_B	Slumber	Bypass
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Power-on State	LB#	LB#	LB#	LB#	1	1	1	0

Note: R=Read only, W=Write only, R/W=Read and Write, X=Undefined, rsvd=reserved for future use

Individual control for each lane is provided for the loopback function via this register. Slumber mode, auto power down for all channels is enabled by slumber. Bypass is for IC manufacturing test only, and should always be set to "0" for normal operation. For details on Full-bit de-emphasis and Half-bit de-emphasis, refer to Output De-emphasis Width Adjustment Section description.



BYTE 3 - Channel Input Disable (INDIS)

INDIS_xy=0=enable input, INDIS_xy=1=disable input

Bit	7	6	5	4	3	2	1	0
Name	INDIS_A0	INDIS_B0	INDIS_A1	INDIS_B1	INDIS_A2	INDIS_B2	INDIS_ A3	INDIS_ B3
Туре	R/W	R/W						
Power-on State	0	0	0	0	0	0	0	0

Note: R=Read only, W=Write only, R/W=Read and Write, X=Undefined, rsvd=reserved for future use

The Channel Input Disable register, provides control over the input buffer of each channel independently. When and INDIS_xy bit is logic 1, then the input buffer is switched off and the input termination is high impedance. This feature can be used for PCB testing, and when only one input is used during Loopback as a demux function. When INDIS_xy is at a logic 0 state then the input buffer is enabled (normal operating mode).

BYTE 4 - Channel Output Disable (OUTDIS)

ODIS_xy=0=enable output, ODIS_xy=1=disable output

Bit	7	6	5	4	3	2	1	0
Name	ODIS_A0	ODIS_B0	ODIS_A1	ODIS_B1	ODIS_A2	ODIS_B2	ODIS_A3	ODIS_B3
Туре	R/W							
Power-on State	0	0	0	0	0	0	0	0

Note: R=Read only, W=Write only, R/W=Read and Write, X=Undefined, rsvd=reserved for future use

The Channel Output Disable register, allows control over the output buffer of each channel independently. When and OUTDIS_xy bit is logic 1, then the output buffer is switched off and the termination is high impedance. This feature can be used for PCB testing, and when only one output is used during Loopback as a mux function. When INDIS_xy is at a logic 0 state then the input buffer is enabled (normal operating mode).



BYTE 5 - A0 Channel Configuration

BYTE 6 - B0 Channel Configuration

BYTE 7 - A1 Channel Configuration

BYTE 8 - B1 Channel Configuration

BYTE 9 - A2 Channel Configuration

BYTE 10 - B2 Channel Configuration

BYTE 11 - A3 Channel Configuration

BYTE 12 - B3 Channel Configuration

SELx_B: Equalizer configuration (see Equalizer Configuration Table) Dx_B: De-emphasis control (see De-emphasis Configuration Table) Sx_B: Output level control (see Output Swing Configuration Table)

Bit	7	6	5	4	3	2	1	0
Name	SELO_XX	SEL1_XX	SEL2_XX	D1_XX	D2_XX	S0_XX	S1_XX	PD#
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Power-on State	SEL0_xx	SEL1_xx	SEL2_xx	D0_xx	D1_xx	S0_xx	S1_xx	PD#

Note: R=Read only, W=Write only, R/W=Read and Write, X=Undefined, rsvd=reserved for future use

The Ax/Bx-Channel configuration registers are used to control the input equalizer and output de-emphasis, swing levels and power-down. These register bits are loaded from the input configuration pins of the same name at power-on. These bits may be changed if the PGM# input is set low to allow I^2C configuration. Please refer to the tables (1) Equalizer Configuration, (2) Output Swing Configuration and (3) Output De-emphasis Configuration earlier in this document for setting information.

BYTE 13 - Input Level Threshold Configuration

Bit	7	6	5	4	3	2	1	0
Name	VTH7	VTH6	VTH5	VTH4	VTH3	VTH2	VTH1	VTH0
Туре	R/W							
Power-on State	1	1	1	0	1	1	1	1

Note:

 $R=Read\ only,\ W=Write\ only,\ R/W=Read\ and\ Write,\ X=Undefined,\ rsvd=reserved\ for\ future\ use$

Only 1 bit can be enabled at a time

0 =enable level, 1 =disable level,

Refer to Input Threshold Table for configuration information.

BYTE 14 - Reserved

Reserved Byte 14 is visible via the I^2C interface. This byte is R/W, is in an undefined state at power up, and should not be changed for normal operation.



Transferring Data

Every byte put on the SDA line must be 8-bits long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see the I^2 C Data Transfer diagram). The PI2EQX6874 will never hold the clock line SCL LOW to force the master into a wait state.

Note: Byte-write and byte-read transfers have a fixed offset of 0x00, because of the very small number of configuration bytes. An offset byte presented by a host to the PI2EQX6874 is not used.

Addressing

Up to eight PI2EQX6874 devices can be connected to a single I^2C bus. The PI2EQX6874 supports 7-bit addressing, with the LSB indicating either a read or write operation. The address for a specific device is determined by the A0, A1 and A4 input pins.

	Address Assignment									
A6	A5	A4	A3	A2	A1	A0	R/W			
1	1	Program	0	0	Programmable 1=R, 0=					

Acknowledge

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, the PI2EQX6874 will pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse as indicated in the $\rm I^2C$ Data Transfer diagram. The PI2EQX6874 will generate an acknowledge after each byte has been received.


Data Transfer

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, the PI2EQX6874 will watch the next byte of information for a match with its address setting. When a match is found it will respond with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit, except for the last byte of a read cycle which ends with a stop bit. For a write cycle, the first data byte following the address byte is a dummy or fill byte that is not used by the PI2EQX6874. This byte is provided to provided compatibility with systems implementing 10-bit addressing. Data is transferred with the most significant bit (MSB) first.

I²C Data Transfer

Start & Stop Conditions


A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition, as shown in the figure below.






I²C Data Transfer


1. Read sequence



2. Write sequence



3. Combined sequence



Notes:

- 1. only block read and block write from the lowest byte are supported for this application.
- 2. for some I2C application, an offset address byte will be presented at the second byte in write command, which is called dummy byte here and will be simply ignored in this application for correct interoperation.



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	0.5V to +1.45V
DC SIG Voltage	0.5V to VDD +0.5V
Output Current	25mA to +25mA
Power Dissipation Continuous	1W
Operating Temperature	40 to +85°C
ESD, HBM,	2kV to +2kV

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC/DC Electrical Characteristics

Power Supply Characteristics ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I _{DDactive}	Power supply current - active	All channels switching @ 6.5 Gbps			900	
$I_{ m DDstandby}$	Power supply current - standby	PD# = 0		1	5	
I _{DD-channel}	Power supply current - per channel, Active			50		mA
I _{DD-slumber}	Power Supply current per channel, Slumber			10		

AC Performance Characteristics ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
T_{pd}	Channel latency from input to output			750		ps



CML Receiver Input ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
CML Receiver	Input		,			
Z _{RX-DC}	DC Input Impedance		40			
Z _{RX-DIFF-DC}	DC Differential Input Impedance		85	100	115	Ohm
V _{RX-DIFFP-P}	Differential Input Peak-to-peak Voltage		240		1000	
V _{RX-CM-ACP}	AC Peak Common Mode Input Voltage				100	mV
V _{TH-SD}	OOB Signal detect input Threshold		75		200 (1)	mVppd
Equalization						
T _J	Total Jitter	Measured at 6Gbps/500			0.37	Ulp-p
DJ	Deterministic Jitter	Measured at 6Gbps/500			0.19	psrms

Notes

^{1.} Using Compliance test at 1.5Gbps and 3Gbps. Also using OOB (OOB is formed by ALIGNp primitive or D24.3) test patterns at 1.5Gbps. The ALIGN primitive (K28.5+D10.2+D27.3=0011111010+01010101100110011100). The D24.3 = 00110011001100110011



CML Transmitter Output ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Z _{TX-DIFF-DC}	DC Differential TX Impedance		80	100	120	Ohms	
		S[1:0] = 00, 0dB de-emphasis	0.9	1.1	1.3		
	Differential Peak-to-peak Ouput Voltage	S[1:0] = 01, 0dB de-emphasis	0.3	0.5	0.7	$\bigcup_{\mathbf{V}}$	
V _{TX-DIFFP-P0}	VTX-DIFFP-P = 2 * VTX -D+ - VTX -D-	S[1:0] = 10, 0dB de-emphasis	0.6	0.8	1] '	
		S[1:0] = 11, 0dB de-emphasis	0.8	1	1.2	1	
V _{TX-C}	Common-Mode Voltage VTX-D+ + VTX-D- / 2			V _{DD} - 0.6		V	
t_F , t_R	Transition Time	20% to 80%			150	ps	
t _F -t _R	Mismatch Transition Time	@3Gbps			35	0/	
V _{amp_bal}	TX amplitude imbalance	@3Gbps			10	%	
T _{skew}	TX differential skew				20	ps	
V _{cm_ac}	TX AC common mode voltage	@3Gbps			50	mVpp	
V _{cmOOB}	OOB common mode delta voltage				50		
V _{diffOOB}	OOB differential delta voltage				25	mV	



Digital I/O DC Specifications ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{IH}	DC input logic high		V _{DD} /2 +0.2		V _{DD} +0.3	
V _{IL}	DC input logic low		-0.3		V _{DD} /2 -0.2	V
V _{OH}	DC output logic high	$I_{OH} = -4mA$	V _{DD} -0.4			
V _{OL}	DC output logic low	$I_{OL} = 4mA$			0.4	
V _{hys}	Hysteresis of Schmitt trigger input		0.1			
$I_{IH}^{(1)}$	Input high current				250	
I _{IL1} ⁽²⁾	Input low current		-250			μA
I _{IL2} ⁽³⁾	Input low current		-250			

Notes:

- 1. Includes input signals A1, A2, A4, Dx_[A:B], DE_[A:B], LB#, MODE#, PD#, Sx_[A:B], SCL, SDA, SEL_x[A:B]
- 2. For control inputs without pullups: SCL, SDA

SDA and SCL I/O for I²C-bus ($V_{DD} = 1.2V \pm 5\%$, $T_A = -40 \text{ TO } 85^{\circ}\text{C}$)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V_{IH}	DC input logic high		0.85 x V _{DD}		3.6	
$V_{\rm IL}$	DC input logic low		-0.3		0.4	17
V _{OL}	DC output logic low	$I_{OL} = 3mA$			0.4	V
V _{hys}	Hysteresis of Schmitt trigger input		0.2			

12/22/15




$\underline{Characteristics} \ of \ the \ SDA \ and \ SCl \ bus \ lines \ for \ Standard \ Mode \ I^2C-bus \ devices^{(1)}$

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f_{SCL}	SCL clock frequency		0		100	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.		4.0		_	
t _{LOW}	LOW period of the SCL clock		4.7		_	μs
t _{HIGH}	HIGH period of the SCL clock		4.0		_	
t _{SU;STA}	Set-up time for a repeated START condition		4.7		_	
t _{HD;DAT}	Data hold time		10		_	ns
t _{SU;DAT}	Data set-up time		250		_	
t _r	Rise time of both SDA and SCL signals		-		1000	ns
t_{f}	Fall time of both SDA and SCL signals				300	
t _{SU;STO}	Set-up time for STOP condition		4.0		_	
t _{BUF}	Bus free time between a STOP and STOP condition		4.7		_	μs
C _b	Capacitive load for each bus line		-		400	pF


Notes:

^{1.} All values referred to VIH min and VIL max levels







I²C Timing




Definition of Differential Voltage and Differential Voltage Peak-to-Peak



Definition of Pre-de-emphasis






Input Eye Output Eye

Signal Eyes @10dB input equalization, 24 inch FR4 input trace, 36 inch output cable






Signal Eyes at 13.8dB Input Equalization (EQ=111), 48" FR4 Input Trace and 36" Output Coax cable.



Data Waveforms, 3.0Gbps (left) & 6.0Gbps (right)



AC Test Circuit Referenced in the Electrical Characteristic Table