



DisplayPort 1.4 HBR3 Linear Redriver with Latency-Free, DP Transparent Link Training support

Description

PI3DPX1203B is the DisplayPort 1.4 compliant, up to 4 channel, 8.1 Gbps HBR3 Linear Redriver with Link Training transparency support. Displayport source-side and sink-side devices communicate through the AUX transaction between the source and the sink-side devices.

Input Equalization, Voltage Swing and Flat Gain control can be configured with pin-strapping or I2C programing to optimized Main Link high speed signals over a variety of physical medium by reducing inter-symbol interference. Pericom's Linear Redriver technology can deliver 2 times better additive jitters performance than traditional Redrivers.

Linear Equalizer always provide very flexible component placement, cascade connection and easy adjustment after the Redriver location changes during the product development events.

Features

- ➔ Compliant with VESA DisplayPort 1.4 specification up to 8.1 Gbps Link Rate
- → Latency-free for the variable video frame rate support
- → Dual mode DisplayPort support
- ➔ Linear Redriver allows flexible placement with DP Main Link boost setting
- ➔ Ideal for DP Alt Type-C Source and Sink-side application with PD Controllers with Aux Link Training Transparent Mode support
- → Linear Equalizer increases Link Margin with Sink-side DFE (Decision Feedback Equalizer)
- ➔ Independent Main Link channel configuration for 4-bit Equalization, 2-bit Voltage Output swing and 2-bit Flat Gain control
- ➔ Pin strap or I2C programmable for device configuration setting
- → Intra- and Inter-Channel Polarity Swap support
- → I2C Address selectable for configuration register access
- → Low Stand-by power consumption
- → Power supply voltage: 3.3V
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)

Applications

- → Notebook, Desktop, AIO PC
- ➔ Display Monitors
- → Active Adaptors, Dongles, Docking




Figure 1-1 DP1.4 HBR3 Redriver in the NB PC

Ordering Information

Ordering Number	Package Code	Package Description
PI3DPX1203BZLEX	ZL	32-pin, Very Thin Quad Flat No-Lead (TQFN) (3X6mm)
PI3DPX1203BZHEX	ZH	42-pin, Very Thin Quad Flat No-Lead (TQFN) (3.5x9mm)
PI3DPX1203BZHIEX	ZH	Industrial Temperature, 42-pin, Very Thin Quad Flat No-Lead (TQFN) (3.5x9mm)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

4. E = Pb-free and Green

5. X suffix = Tape/Reel





2. General Information

2.1 Revision History

Revision	Description of Changes
Oct 2016	Ch2. 32-pin TQFN package added. Improve EQ , Stand-by power consumption from PI3DPX1203 DP1.4 Linear Redriver. Support I2C slave programming mode.
Feb 2017	Ch5. DP1.4 CTS compliance test report added
Mar 2017	Ch2. ZH42 pin-out typo fixed. Pin6, 12, 30 changed to NC. Ch4. No index Byte support Ch5. Gp, GF-gain, V1dB_4G typical value updated
May 2017	Ch5. power consumption; IDDQ = typ 0.2uA, max 1mA; IDD = typ 243mA, max =290mA. Ch5. Power-up timing diagram, PRSNT# application schematics added
Jun 2017	In 42-pin package, clarified NC and DNC pins
Jul 2017	Application reference schematic updated to support HPD IRQ
Dec 2017	Package marking added (p42).
Jul 2018	Ordering Information Deleted Section 2.3 Related Products Features Section 4.4 Output -14dB Compressing Setting Section 4.5 EQ Setting Section 6.4 AX/DC Characteristics Figure 6-6 Peaking Gain Definition
Sept 2019	Part Marking

2.2 Similar Products Comparison

	PI3DPX1203B	PI3DPX1203
Key Features	New silicon. Improved IDDQ = 0.2mA and IDD together. Optimized setting for the DP 1.4 speed.	Old version. IDDQ = 2mA typ
Package Pin-out	Drop in compatible with PI3DPX1203 version	





Contents

		oduct Summary	
2.	Ge	neral Information	. 2
	2.1	Revision History	. 2
		Similar Products Comparison	
3.	Pir	1 Configuration	.4
	3.1	Package Pin-out (Top View)	.4
	3.2	Pin Description	. 5
4.	Fu	nctional Description	. 8
	4.1	Functional Block Diagram	. 8
	4.2	Power-Down Mode	. 9
	4.3	Flat Gain Setting	. 9
	4.4	Output -1 dB Compression Setting	10
		EQ Setting	
5.	I20	C Programming	12
	5.1	I2C Registers	12
	5.2	I2C Operation	15
6.	Ele	etrical Specification	17
	6.1	Absolute Maximum Ratings	17
	6.2	Recommended Operating Conditions	17
		Power Consumption	
	6.4	AC/DC Characteristics	18
7.		plications	
		Reference Schematic	
	7.2	Reference Schematic for HPD_IRQ MST Mode	25
		Sink-side Application	
	7.4	Output Swing and Gain Information	28
		Output Eye diagram, Trace length and EQ	
	7.6	General Power and Ground Guideline	30
	7.7	High-speed signal Routing	31
	7.8	CTS Compliant Test Report	36
8.		chanical/Packaging Information	
	8.1	Mechanical Outline	39
	8.2	Part Marking Information	41
	8.3	Tape & Reel Materials and Design	42
9.	Im	portant Notice	45





3. Pin Configuration

3.1 Package Pin-out (Top View)




Figure 3-1 32/42-pin package pin-out

Note: The polarity (+/-) of each high speed pairs can use interchangeably. Output pins of polarity and data channel will always follow the input polarity and data channel assignment changes.





3.2 Pin Description

32-pin package

Pin #	Pin Name	Туре	Description	
Data Signals	·			
1 2	A0RX+ A0RX-	Ι	CML differential positive/negative input for Channel A0, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
27 26	A0TX+, A0TX-	0	CML differential positive/negative outputs for Channel A0, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
4 5	A1RX+, A1RX-	Ι	CML differential positive/negative inputs for Channel A1, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
24 23	A1TX+, A1TX-	0	CML differential positive/negative outputs for Channel A1, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
7 8	A2RX+, A2RX-	Ι	CML differential positive/negative inputs for Channel A2, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
21 20	A2TX+, A2TX-	0	CML differential positive/negative outputs for Channel A2, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
10 11	A3RX+, A3RX-	Ι	CML differential positive/negative inputs for Channel A3, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
18 17	A3TX+, A3TX-	0	CML differential positive/negative outputs for Channel A3, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
Control Signals	l.			
12	SDA	I/O	I ² C Serial Data line	
13	SCL	I/O	I ² C Serial Clock line	
			Cable Present Detect input. This pin has internal 100K Ω pull-up.	
14	PRSNT#	Ι	When High, a cable is not present, and the device is put in lower power mode.	
			When Low, the device is enabled and in normal operation.	
15	ENI2C	Ι	I2C Enable pin. Tied to VDD = Register access I2C Slave mode Tied to GND = Pin mode	
32,31,30	EQ[3:1]	Ι	EQ Control pin. Inputs with internal $100k\Omega$ pull-up. This pins set the amount of Equalizer Boost in all channels when ENI2C is low.	
	AD[3:1]	Ι	Address bits control pins for I2C programming with internal 100k Ω pull-up.	
29	FG1/I2C_RE- SET#	Ι	 Shared pin for Gain Control bit-1 and I2C Reset pin. Inputs with internal 100kΩ pull up resistor. (1) Sets the output flat gain level bit-1 on all channels when ENI2C is Low. (2) I2C Reset pin. Active Low to reset the registers to default state. 	
28	FG0	Ι	Flat Gain control bit-0 pin. Inputs with internal $100k\Omega$ pull up resistor. Sets the output flat gain level on all channels when ENI2C is low.	
16	NC	NC	Not connect	
Power Pins				
3,6,9,19,22,25	VDD	PWR	3.3V Power supply pins	
Center Pad	GND	GND	Exposed Ground pad.	





42-pin package

Pin #	Pin Name	Туре	Description	
Data Signals	l.			
4 5	A0RX+ A0RX-	I	CML differential positive/negative input for Channel A0, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
35 34	A0TX+, A0TX-	0	CML differential positive/negative outputs for Channel A0, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
7 8	A1RX+, A1RX-	Ι	CML differential positive/negative inputs for Channel A1, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
32 31	A1TX+, A1TX-	0	CML differential positive/negative outputs for Channel A1, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
10 11	A2RX+, A2RX-	I	CML differential positive/negative inputs for Channel A2, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
29 28	A2TX+, A2TX-	0	CML differential positive/negative outputs for Channel A2, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
13 14	A3RX+, A3RX-	I	CML differential positive/negative inputs for Channel A3, with internal 50 Ω Pull-Up and ~200k Ω Pull-Up otherwise.	
26 25	A3TX+, A3TX-	0	CML differential positive/negative outputs for Channel A3, with internal 50 Ω Pull-Up and ~2k Ω Pull-Up otherwise.	
Control Sign	als		·	
19	SCL	I/O	I2C Serial Clock line	
18	SDA	I/O	I2C Serial Data line	
20	PRSNT#	I	Cable Present Detect input. This pin has internal $100K\Omega$ pull-up. When High, a cable is not present, and the device is put in lower power mode. When Low, the device is enabled and in normal operation.	
21	ENI2C	I	I2C Enable pin. Tie to VDD = Register access I2C Slave mode Tie to GND = Pin mode	
39,40,41,42	EQ[3:0]	I	EQ Control pin. Inputs with internal $100k\Omega$ pull-up. This pins set the amount of Equalizer Boost in all channel when ENI2C is LOW.	
	AD[3:0]	Ι	I2C address bits control pins for programming with internal 100k Ω pull-up.	
1,2	SW[1:0]	I	Output Swing control pins. Inputs with internal $100k\Omega$ pull-up. This pin sets the output Voltage Level in all channel when ENI2C is LOW.	
37	FG0	I	Gain Control pin bit 0 Inputs with internal $100k\Omega$ pull up resistor. Sets the output flat gain level on all channels when ENI2C is low.	
38	FG1/I2C_RE- SET#	I	 Shared pin for Flat Gain control bit-1 or I2C Reset pin. Inputs with internal 100kΩ up resistor. (1) Sets the output flat gain level bit-1 on all channels when ENI2C is Low. (2) I2C Reset pin. Active Low to reset the registers to default state. 	





42-pin package cont.

Pin #	Pin Name	Туре	Description	
6,12,30	NC		No Connect (Don't care) pin	
16, 17, 22, 23	DNC		Do Not Connect pin	
Power Pins				
3, 9, 15, 24, 27, 33, 36	VDD	PWR	3.3V Power Supply pins	
Center Pad	GND	GND	Exposed Ground pad.	





4. Functional Description

4.1 Functional Block Diagram




Figure 4-1 PI3DPX1203B Block Diagram





4.2 Power-Down Mode

Power Enable function: One pin control or I2C control, when PRSNT# is set to high, the IC goes into power down mode, both input and output termination set to 200K and high impedance respectively. Individual channel enabling is done through the I2C register programming.

PRSNT#	Description	Input Termination Resistor	Output Termination Resistor
Н	Power-down mode. PRSNT# is internally pull-up 100 k Ω	200 kΩ pull-up	Hi-Z (2 k Ω pull-up)
L	Active Low for normal operation	50 Ω pull-up	50 Ω pull-up




Figure 4-2 Power-up sequence recommendation

4.3 Flat Gain Setting

Flat Gain Control 2 bits FG[1:0] are the selection bits for the DC value.

Table 4-1.	Flat Gaiı	n 2 bits Control	Setting
------------	-----------	------------------	---------

FG1	FG0	Gain (dB)	Notes		
0	0	-3.5			
0	1	-1.5			
1	0	0.5	Keep 0.5dB Gain setting for most application cases. Try other setting for the long cable/ transmission line when 0.5dB does not work.		
1	1	2.5			





4.4 Output -1 dB Compression Setting

Swing Control 2 bits SW[1:0] control the linearity of the output voltage

SW1	SW0	mVppd @ 8.1 Gbps (Internally 100KΩ Pull-up)	Notes
0	0	920mV	Decommon desting for fixed DD aving like ombedded DD
0	1	1040mV	Recommend setting for fixed DP swing like embedded DP
1	0	1280mV	DP spec max swing = 1.2Vdiff
1	1	1370mV	Reserved for the non-standard DP application

Table 4-2. Output Swing -1dB Compression 2 bits Setting

4.5 EQ Setting

Input EQ control 4 bits EQ[3:0] are the selection pins for the equalization selection for each Main Link channel.

EQ3	EQ2	EQ1	EQ0	2.7 Gbps Input EQ(dB)	5.4 Gbps Input EQ(dB)	8.1 Gbps Input EQ(dB)
0	0	0	0	2.3	3.2	3.9
0	0	0	1	2.4	3.5	4.4
0	0	1	0	2.5	3.8	4.9
0	0	1	1	2.6	4.1	5.5
0	1	0	0	2.7	4.5	6.0
0	1	0	1	2.9	4.8	6.5
0	1	1	0	3.0	5.1	6.9
0	1	1	1	3.1	5.5	7.4
1	0	0	0	3.2	5.8	7.8
1	0	0	1	3.4	6.1	8.3
1	0	1	0	3.5	6.4	8.7
1	0	1	1	3.7	6.7	9.0
1	1	0	0	3.8	7.0	9.4
1	1	0	1	4.0	7.4	9.8
1	1	1	0	4.1	7.6	10.1
1	1	1	1	4.3	7.9	10.4

Table 4-3. Input Equalizer 4 bits Setting








Figure 4-3 Illustration of EQ, Gain and -1dB Compression Point setting





5. I2C Programming

5.1 I2C Registers

Table 5-1. I2C Address assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	1	AD3	AD2	AD1	1 for ZL32 package AD0 for ZH42 package	1=R, 0=W

Table 5-2. I2C Programming Register definition

BYTE 0

Bit	Туре	Power up condition	Description	Control affected	Comment
7:0	Reserved				

BYTE 1

Bit	Туре	Power up condition	Description	Control affected	Comment
7:0	Reserved				

BYTE 2

Bit	Туре	Power up condition	Description	Control affected	Comment
7	R/W	0		A3 Power down	
6	R/W	0	A2 Power down A1 Power down		
5	R/W	0			
4	R/W	0		A0 Power down	1 = Power down
3	R/W	0			
2	R/W	0			
1	R/W	0	Reserved		
0	R/W	0			





BYTE 3

Bit	Туре	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	
5	R/W	0		EQ1	Equalizer
4	R/W	0		EQ0	
3	R/W	0	Channel A0 configuration	FG1	
2	R/W	0		FG0	- Flat gain
1	R/W	0		SW1	Surin a
0	R/W	0		SW0	Swing

BYTE 4

Bit	Туре	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	
5	R/W	0		EQ1	Equalizer
4	R/W	0		EQ0	
3	R/W	0	Channel A1 configuration	FG1	
2	R/W	0		FG0	Flat gain
1	R/W	0		SW1	Courin a
0	R/W	0		SW0	Swing

BYTE 5

Bit	Туре	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	
5	R/W	0		EQ1	- Equalizer
4	R/W	0		EQ0	
3	R/W	0	- Channel A2 configuration	FG1	
2	R/W	0		FG0	- Flat gain
1	R/W	0		SW1	Courin a
0	R/W	0		SW0	Swing





BYTE 6

Bit	Туре	Power up condition	Description	Control affected	Comment
7	R/W	0		EQ3	
6	R/W	0		EQ2	F
5	R/W	0		EQ1	Equalizer
4	R/W	0	Channel A2 configuration	EQ0	
3	R/W	0	- Channel A3 configuration	FG1	
2	R/W	0		FG0	Flat gain
1	R/W	0		SW1	Surin a
0	R/W	0		SW0	Swing

BYTE 7

Bit	Туре	Power up condition	Description	Control affected	Comment
7:0	Reserved				





5.2 I2C Operation

The integrated I2C interface operates as a slave device mode. Standard I2C mode (100 Kbps) is supported with 7-bit addressing and data byte format 8-bit.

The device supports Read/Write. The bytes must be accessed in sequential order from the lowest to the highest byte with the ability to stop after any complete byte has been transferred. Address bits A3 to A0 are programmable to support multiple chips environment. The Data is loaded until a Stop sequence is issued.




Figure 5-1 I2C Reset, Enable and SCL/SDA Timing Diagram

Transferring Data

Every byte put on the SDA line must be 8-bit long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see the I2C Data Transfer diagram). It will never hold the clock line SCL LOW to force the master into a wait state.

Acknowledge

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, it will pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse as indicated in the I2C Data Transfer diagram. It will generate an acknowledge after each byte has been received.

Data Transfer

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, it will watch the next byte of information for a match with its address setting. When a match is found it will respond with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit, except for the last byte of a read cycle which ends with a stop bit. Data is transferred with the most significant bit (MSB) first.

Start & Stop Conditions

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.



A product Line of Diodes Incorporated	Ð	PERICOM®
		PI3DPX1203B




Figure 5-2 I2C Read / Write Timing Sequence





6. Electrical Specification

6.1 Absolute Maximum Ratings

Supply Voltage to Ground Potential DC SIG Voltage	
Output Current	–25 mA to +25 mA
Power Dissipation Continuous	
ESD, HBM	
Storage Temperature	65 °C to +150 °C
Maximum Junction temperature	

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

6.2 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Parameter		Min.	Тур.	Max	Units
Power supply voltage (VDD to GND)			3.3	3.6	V
Supply Noise Tolerance (from 100KHz to 10MHz)			100		mVp-p
Operating free-air temperature (TA)	Commercial Temperature	0		70	°C
	Industrial Temperature	-40 ⁽¹⁾		85	°C

Note:

(1) I-temp is design guarantee, not production tested.

6.3 Power Consumption

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V _{DD}	Power supply voltage		3.0	3.3	3.6	V
I _{DD}	Operation power supply current	SW[1:0]=10 (1.2V _{DIFF} swing @8Gbps, 0dB pre-emphasis)		243	290	mA
I _{DDQ}	Standby power supply current	All other control pins are open. Disabled I2C master mode & I2C internal clock		0.2	1	mA

Note: Power consumption varies with the different Gain / Output Swing (-1dB Compression Point) setting.

Control Setting	Gain (dB)	Voltage Swing Limit (mV)	IDD(mA)	Control Setting	Gain (dB)	Voltage Swing limit (mV)	IDD(mA)
FG/SW=0000	-3.5	920	211	FG/SW=1000	+0.5	920	211
FG/SW=0001	-3.5	1040	228	FG/SW=1001	+0.5	1040	223
FG/SW=0010	-3.5	1280	245	FG/SW=1010	+0.5	1280	244
FG/SW=0100	-2.5	920	263	FG/SW=1100	+2.5	920	210
FG/SW=0101	-2.5	1040	228	FG/SW=1101	+2.5	1040	226
FG/SW=0110	-2.5	1280	245	FG/SW=1110	+2.5	1280	243
FG/SW=1000	+0.5	920	211	<u> </u>		<u>.</u>	





6.4 AC/DC Characteristics

6.4.1 LVCMOS I/O DC Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V _{IH}	DC input logic HIGH		VDD/2+0.7		VDD+0.3	V
V _{IL}	DC input logic LOW		-0.3		VDD/2-0.7	V
V _{OH}	At IOH = -200 μA		VDD+0.2			V
V _{OL}	At IOL = -200 μA				0.2	V
V _{HYS}	Hysteresis of Schmitt trigger input		0.8			V

6.4.2 Main Link Differential

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
C _{RX}	RX AC coupling capacitance			220		nF	
S11	I (2)	10 MHz to 4.1 GHz differential		-13.0		10	
511	Input return loss ⁽²⁾	1 GHz to 4.1 GHz common mode		-5.0		dB	
		10 MHz to 4.1 GHz differential		-15		ar	
S22	Output return loss ⁽²⁾	1 GHz to 4.1 GHz common mode		-6.0		dB	
D	DC single-ended input impedance			50		0	
R _{IN}	DC Differential Input Impedance			100		Ω	
R _{OUT}	DC single-ended output imped-		50		Ω		
001	DC Differential output Impedance			100		1	
Z _{RX-HIZ}	DC input impedance during reset or power down			200		kΩ	
V _{RX-} DIFFp-p	Peak to peak differential input voltage	For HBR3		0.2 ⁽¹⁾	1.2	Vppd	
	Input Source common-mode noise	DC - 200MHz			150	mVpp	
t _{PD}	Latency	From input to output		0.5		ns	
G _p	Peaking gain: Compensation at 4 GHz, relative to 100 MHz, 100	EQ[3:0] = 1111 EQ[3:0] = 1000 EQ[3:0] = 0000		10.4 7.8 3.9		dB	
	mVp-p sine wave input	Variation around typical	-3		+3	dB	
G _{F-gain}	Flat gain: 100 MHz, EQ[3:0] = 1000, SW[1:0] = 10	FG[1:0] = 11 FG[1:0] = 10 FG[1:0] = 01 FG[1:0] = 00		+2.5 0.5 -1.5 -3.5		dB	
		Variation around typical	-3		+3	dB	
	Frequency Response Gain curve 1-5	5GHz with 18-inch FR4, FG=10	Pls refer	the Freq/Ga below	ain curve	dB	





Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V _{1dB_100M}	-1 dB compression point of output swing (at 100 MHz)	SW[1:0] = 11 SW[1:0] = 10 SW[1:0] = 01 SW[1:0] = 00			1370 1280 1040 920		mVppd
V _{Coup}	Channel isolation (Note 1)	100MHz to 4GHz			25		dB
		100MHz to 4GHz, EQ<3:0> = 0000	FG<1:0> = 11,		0.5		
V _{noise_input}	Input-referred noise EQ<3:0> =		FG<1:0> = 11,		0.4		mV _{RMS}
V _{noise_out-}	Output-referred noise (Note 2)	100MHz to 4GHz, FG<1:0> = 11, EQ<3:0> = 0000			0.7		
put	Output-referred hoise	100MHz to 4GHz, EQ<3:0> = 1010	FG<1:0> = 11,		0.8	1.6	mV _{RMS}
	Deterministic Jitter	Data Rate = 8Gbps FGx[1:0] = 10	EQ = 0000 EQ = 1010 EQ = 1111				UIp-p

Note:

(1) Channel Isolation measured using a vector-network analyzer (VNA) with -15dBm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with 50Ω .

(2) Guaranteed by design and characterization.

(3) Please refer more data in the VIN / VOUT plot. VOUT changes withe EQ and FG setting. Both the ReDriver and the Sink device system should be carefully designed to ensure sink-device compliance.




Figure 6-1 1dB Compression(Voltage Sweep) between 0 to 600mV Inputs @ 8Gbps








Figure 6-2 AC Electrical Measurement Test Setup




Figure 6-3 Channel-Isolation Test Configuration




Figure 6-4 Noise Test Configuration








Figure 6-5 Definition of Differential Voltage and Differential Voltage Peak-to-Peak




Figure 6-6 Definition of Peaking Gain relative to 100 MHz, 100 mVp-p sine wave input





6.4.3 SCL/SDA Specification for I2C BUS

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
SDA and SC	CL I/O for I2C-bus					
V _{DD}	Nominal Bus Voltage		3.0		3.6	V
V _{IH}	DC input logic HIGH		$V_{DD}/2 + 0.7$		V _{DD} + 0.3	V
V _{IL}	DC input logic LOW		-0.3		V _{DD} /2 - 0.7	V
V _{OL}	DC output logic LOW	$I_{OL} = 3mA$			0.4	V
t _{OF}	Output fall time from VIHmin to VIL- max with bus cap. 10-400pF				250	ns
AC/DC Spe	ecifications - SCL/SDA for I2C BUS					
I _{PU}	Current Through Pull-Up Resistor or Current Source	High Power specification	3.0		3.6	mA
I _{leak-bus}	Input leakage per bus segment		-200		200	uA
Ileak-pin	Input leakage per device pin			-15		uA
CI	Capacitance for SDA/SCL				10	pF
f _{SCLK}	Bus Operation Frequency			100		KHz
tBUF	"Bus Free Time Between Stop and Start condition"		1.3			us
tHD:STA	Hold time after (Repeated) Start condi- tion. After this period, the first clock is generated.	At Ipull-up, Max	0.6			us
tSU:STA	Repeated start condition setup time		0.6			us
tSU:STO	Stop condition setup time		0.6			us
tHD:DAT	Data hold time		0			ns
tSU:DAT	Data setup time		100			ns
tLOW	Clock Low period		1.3			us
tHIGH	Clock High period		0.6		50	us
tF	Clock/Data fall time				300	ns
tR	Clock/Data rise time				300	ns
tPOR	"Time in which a device must be opera- tion after power-on reset"				500	ms

Note:

(1) Recommended value.

(2) Recommended maximum capacitance load per bus segment is 400pF.

(4) Ensured by Design. Parameter not tested in production.

⁽³⁾ Compliant to I2C physical layer specification.








Figure 6-7 I²C Timing Diagram





7. Applications

7.1 Reference Schematic

- Determine the loss profile between transmitter and receiver. •
- Based upon the loss profile and signal swing, determine the optimal equalization settings.
- Select appropriate voltage output swing.
- If required, select the correct differential pair polarity.
- To set voltage logic levels on configuration pins, use a 5-k Ω pull-up for high level, tie pin to GND for low level, and place a 5-k Ω pull-up and 5-k Ω pull-down for HiZ.




Figure 7-1 Source side DP Redriver Connection Diagram





7.2 Reference Schematic for HPD_IRQ MST Mode




Figure 7-2 DP Source Application in Pin Mode









Figure 7-3 DP Source Application in I2C Mode





7.3 Sink-side Application



Note

(1) The HBR3 receiver equalizer includes a CTLE cascaded with a one-tap adaptive DFE with a feedback coefficient limited to < 50mV. The DFE behavior is described below.

where:


$$y_{k} = x_{k} - d_{1}^{*} \operatorname{sgn}(y_{k} - 1)$$

 y_k is the DFE differential output voltage

- y_{k}^{*} is the decision function output voltage
- x_{k} is the differential input voltage after CTLE
- d, is the feedback coefficient

k is the UI sample

Decision Function



Reference HBR3 Receiver Equalizer DFE

Figure 7-4 Linear Redriver Linking with Sink-side Receiver CTLE+DFE





7.4 Output Swing and Gain Information




Figure 7-5 Eye Width vs EQ, Output_Swing =1000mV, Gain=+0.5dB (Input Swing=1000mVd) PI3DPX1203B Eye Height vs EQ, Vdd=3.3V, 8.1Gbps, PRBS2^23-1,




Figure 7-6 Eye Height vs EQ, Output Swing =1000mV, Gain=+2.5dB (Vin =800mVdiff)




A product Line of Diodes Incorporated	P)	PERI	COM
---------------------------------------	----	------	-----

7.5 Output Eye diagram, Trace length and EQ

Condition: Output Eye Opening with Input Equalization, 8.1 Gbps, Vdd=3.3V, 25C, Using PRBS 2^23-1 pattern, Input Swing=800mVd, Output Swing=1000mV


No Trace, EQ=3.9dB






12-in, EQ = 6.0dB


18-in, EQ=7.4dB



24-in, EQ=8.7dB



30-in, EQ = 10.4dB



36-in, EQ= 10.4dB

8-33I

HEIT




Figure 7-7 Output Eye Diagram at FG 0.5dB

Note:

Table 7-1. Trace card insertion loss profile is shown below.

Frequency	3 GHz	6GHz	Units
6 inch Input Trace	-1.43	-4	dB
12 inch Input Trace	-6.1	-11	dB
18 inch Input Trace	-8.34	-15	dB
30 inch Input Trace	-10.14	-18	dB
36 inch Input Trace	-12.13	-22	dB
48 inch Input Trace	-16.42	-29	dB



Figure 7-8 Trace Board Photo





7.6 General Power and Ground Guideline

To provide a clean power supply for high-speed device, few recommendations are listed below:

- Power (VDD) and ground (GND) pins should be connected to corresponding power planes of the printed circuit board directly • without passing through any resistor.
- The thickness of the PCB dielectric layer should be minimized such that the VDD and GND planes create low inductance paths.
- One low-ESR 0.1uF decoupling capacitor should be mounted at each VDD pin or should supply bypassing for at most two VDD pins. Capacitors of smaller body size, i.e. 0402 package, is more preferable as the insertion loss is lower. The capacitor should be placed next to the VDD pin.
- One capacitor with capacitance in the range of 4.7uF to 10uF should be incorporated in the power supply decoupling design as well. It can be either tantalum or an ultra-low ESR ceramic.
- A ferrite bead for isolating the power supply for Pericom high-speed device from the power supplies for other parts on the printed circuit board should be implemented.
- Several thermal ground vias must be required on the thermal pad. 25-mil or less pad size and 14-mil or less finished hole are recommended.




Figure 7-9 Decoupling Capacitor Placement Diagram





7.7 High-speed signal Routing

Well-designed layout is essential to prevent signal reflection:

- For 90Ω differential impedance, width-spacing-width micro-strip of 6-7-6 mils is recommended; for 100Ω differential impedance, • width-spacing-width micro-strip of 5-7-5 mils is recommended.
- Differential impedance tolerance is targeted at $\pm 15\%$. •

Trace and board parameters:	Single-ended mode:
Trace width: W= 6.0 🚖 mils	Characteristic Microstrip Stripline
Trace thickness: t = 1.9 🚖 mils (1.39 oz)	impedance: $Z_{0=}$ 50.7 32.9 Ω
Trace spacing: S= 7.0 🜩 mils	Capacitance: Co= 2.70 6.30 pf/in
	Delay: Tpd= 137.1 171.6 ps/in
Dielectric (layer) thickness: h= 4.4	Speed: v= 185.4 148.2 mm/ns
Dielectric (layer) asymmetry: 50 🚖 % (h1=4.4, h2=4.4)	
Relative dielectric constant: 🚌 🛛 4.1	Differential mode:
PCB edge view	$\begin{array}{c c} \text{Microstrip} & \text{Stripline} \\ \text{impedance:} & \text{Zo=} \end{array} \begin{array}{c} \text{Microstrip} & \text{Stripline} \\ \hline \text{62.4} & \Omega \end{array}$
$ \begin{array}{c} \downarrow & & \\ \uparrow & & \\ \uparrow & & \\ \uparrow & & \\ \hline & & \\ h & & \\ \end{array} \qquad \qquad$	 Microstrip Zo formula accurate if 0.1<w h<2)<="" li=""> Stripline Zo formula accurate if (W/b)<0.35 Stripline Zo formula accurate if (b/t)>4 </w>
Trace and board parameters:	-Single-ended mode:
Trace and board parameters: Trace width: W= 5.0 🖨 mils	Characteristic Microstrip Stripline
	$\begin{array}{c} \text{Characteristic} \\ \text{impedance:} \\ \text{Zo=} \\ \end{array} \begin{array}{c} \text{Microstrip} \\ \text{55.4} \\ \text{36.7} \\ \text{0} \end{array} \Omega$
Trace width: W= 5.0 🚖 mils	Characteristic impedance:Microstrip 2o=StriplineZo=55.436.7ΩCapacitance:Coe2.475.54pf/in
Trace width: $W = 5.0 \implies$ milsTrace thickness: $t = 1.9 \implies$ mils (1.39 oz)Trace spacing: $S = 7.0 \implies$ mils	$\begin{array}{c c} & \text{Microstrip} & \text{Stripline} \\ \hline \text{Characteristic} \\ \text{impedance:} & Z_{O} = \begin{bmatrix} 55.4 \\ 36.7 \\ 0 \end{bmatrix} \\ \hline \text{Capacitance:} & C_{O} = \begin{bmatrix} 2.47 \\ 5.54 \\ 0 \end{bmatrix} \\ \hline \text{Stripline} \\ \hline \ \text{Stripline} \\ \hline \text{Stripline} \\ \hline \ \ \ \text{Stripline} \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ $
Trace width: $W = 5.0 $ milsTrace thickness: $t = 1.9 $ mils (1.39 oz)Trace spacing: $S = 7.0 $ milsDielectric (layer) thickness: $h = 4.4 $ mils (b=10.7 mils)	Characteristic impedance:Microstrip 2o=StriplineZo=55.436.7ΩCapacitance:Coe2.475.54pf/in
Trace width: W= 5.0	$\begin{array}{c c} \mbox{Microstrip} & \mbox{Stripline} \\ \mbox{Characteristic} & \mbox{Zo=} & \mbox{55.4} & \mbox{36.7} & \mbox{\Omega} \\ \mbox{Capacitance:} & \mbox{Co=} & \mbox{2.47} & \mbox{5.54} & \mbox{pf/in} \\ \mbox{Delay:} & \mbox{Tpd=} & \mbox{137.1} & \mbox{171.6} & \mbox{ps/in} \\ \mbox{Speed:} & \mbox{v=} & \mbox{185.4} & \mbox{148.2} & \mbox{mm/ns} \end{array}$
Trace width: $W = 5.0 \ \bigcirc \ mils$ Trace thickness: $t = 1.9 \ \bigodot \ mils$ Trace spacing: $S = 7.0 \ \bigodot \ mils$ Dielectric (layer) thickness: $h = 4.4 \ \bigodot \ mils$ (b=10.7 mils)	Microstrip Stripline Characteristic Zo= impedance: Zo= Zo= 55.4 36.7 Ω Capacitance: Co= Zo= 5.54 pf/in Delay: Tpd= 137.1 171.6 ps/in Speed: v= Differential mode:
Trace width: $W = 5.0 \Leftrightarrow$ milsTrace thickness:t = 1.9 \blacklozenge mils (1.39 oz)Trace spacing:S = 7.0 \blacklozenge milsDielectric (layer) thickness:h = 4.4 \blacklozenge mils (b=10.7 mils)Dielectric (layer) asymmetry: $50 \diamondsuit$ % (h1=4.4, h2=4.4)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 7-10 Trace Width and Clearance of Micro-strip and Strip-line





For micro-strip, using 1/2oz Cu is fine. For strip-line in 6+ PCB layers, 1oz Cu is more preferable.




Figure 7-12 6-Layer PCB Stack-up Example

(e, = 3.5- 4.5)

 $\mathcal{E}r = 4.1, \pm -0.3$ Unless otherwise defined





Ground referencing is highly recommended. If unavoidable, stitching capacitors of 0.1uF should be placed when reference plane is changed.




Figure 7-13 Stitching Capacitor Placement

- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.
- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.




Figure 7-14 Layout Guidance of Matched Differential Pair

- For minimal crosstalk, inter-pair spacing between two differential micro-strip pairs should be at least 20 mils or 4 times the dielectric thickness of the PCB.
- Wider trace width of each differential pair is recommended in order to minimize the loss, especially for long routing. More consistent PCB impedance can be achieved by a PCB vendor if trace is wider.
- Differential signals should be routed away from noise sources and other switching signals on the printed circuit board.
- To minimize signal loss and jitter, tight bend is not recommended. All angles α should be at least 135 degrees. The inner air gap A should be at least 4 times the dielectric thickness of the PCB.










Figure 7-15 Layout Guidance of Bends

Stub creation should be avoided when placing shunt components on a differential pair.





Placement of series components on a differential pair should be symmetrical. AC Cap Pads Top layer Bottom layer diff pair diff pair Preferred (Cap placement is in same location & symmetric) Avoid (Cap placement is not in same location/symmetric!)







• Stitching vias or test points must be used sparingly and placed symmetrically on a differential pair.




Figure 7-18 Layout Guidance of Stitching Via





7.8 CTS Compliant Test Report

7.8.1 Test setup Information

Internal DisplayPort test setup is shown below for the reference.




Figure 7-19 Displayport test set-up

Table 7-2. CTS Trace card insertion loss information

DP FR4 trace	0 in	6 in	12 in	18 in	24 in	30 in	36 in
Insertion loss @ 8.1Gbps	-8.15 dB	-11.52 dB	-14.88 dB	-17.60 dB	-19.94 dB	-22.92 dB	-28.62 dB





7.8.2 Compliance Test Report

Test Report

Overall Result: PASS

Test Configuration Details					
	Device Description				
Test Specification	1.4				
Lane	4 Lanes				
SSC	Disabled				
	Test Session Details				
DisplayPort Test Controller	UnigrafDPTC				
Fixture Type	Other				
Infiniium SW Version	05.70.00901				
Infiniium Model Number	DSOX92504A				
Infiniium Serial Number	MY54410104				
Application SW Version	3.52.0001				
Debug Mode Used	No				
Compliance Limits (official)	DisplayPort Compliance Test Specification Version 1.4 Official Test Limit				
Probe (Channel 1)	Model: N2801A Serial: US54094067 Head: N5444A Atten: Calibrated (5 JUN 2017 09:48:34), Using Cal Atten (5.6383E+000) Skew: Calibrated (5 JUN 2017 09:48:45), Using Cal Skew				
Probe (Channel 2)	Model: N2801A Serial: US54094054 Head: N5444A Atten: Calibrated (5 JUN 2017 09:50:19), Using Cal Atten (5.4968E+000) Skew: Calibrated (5 JUN 2017 09:50:31), Using Cal Skew				
Probe (Channel 3)	Model: N2801A Serial: US54094059 Head: N5444A Atten: Calibrated (5 JUN 2017 09:51:30), Using Cal Atten (5.6826E+000) Skew: Calibrated (5 JUN 2017 09:51:40), Using Cal Skew				
Probe (Channel 4)	Model: N2801A Serial: US54094057 Head: N5444A Atten: Calibrated (5 JUN 2017 09:52:22), Using Cal Atten (5.5321E+000) Skew: Calibrated (5 JUN 2017 09:52:33), Using Cal Skew				
Last Test Date	2017-06-09 15:08:51 UTC +08:00				

Figure 7-20 DP1.4 Compliance Test Report





Summary of Results

Test Statistics				
Failed	0			
Passed	15			
Total	15			

Margin Thresholds Warning < 2 % < 0 %

Pass	# Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
\checkmark	0	2	3.1 Lane 3 - Eye Diagram Test (TP3 EQ) (HBR2 and HBR3) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <
\checkmark	0	1	3.1 Lane 3 - Eye Diagram Test with No Cable Model (TP3_EQ) (HBR2 and HBR3) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <
\checkmark	0	2	3.12 Lane 3 - Total Jitter Test (TP3_EQ) (High Bit Rate 3) - HBR2CPAT	566.000 mUI	12.9 %	VALUE <= 650.000
1	0	1	3.12 Lane 3 - Total Jitter Test with No Cable Model (TP3_EQ) (High Bit Rate 3) - HBR2CPAT	626.600 mUI	3.6 %	VALUE <= 650.000
\checkmark	0	10	3.3 Lane 3 - Peak to Peak Voltage Test - PLTPAT	874 mV	36.7 %	VALUE <= 1.380 V
\checkmark	0	1	3.2 Lane 3 - Non Pre-Emphasis Level Test (Swing 2/Swing 0) - PLTPAT	5.3748 dB	10.3 %	5.2000 dB <= VALU
\checkmark	0	1	3.2 Lane 3 - Non Pre-Emphasis Level Test (Swing 2/Swing 1) - PLTPAT	3.0294 dB	24.8 %	1.6000 dB <= VALU
\checkmark	0	4	3.3 Lane 3 - Pre-Emphasis Level Test (Pre-emphasis 0) - PLTPAT	-3.536 dB	151E+01 %	VALUE <= 250 mdB
\checkmark	0	3	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 1 to Pre-emphasis 0) - PLTPAT	2.021 dB	1.1 %	VALUE >= 2.000 dB
\checkmark	0	1	3.3 Lane 3 - Non-Transition Voltage Range Measurement (Swing 2) - PLTPAT	1.007	42.2 %	VALUE >= 708 m
\checkmark	0	2	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 2 to Pre-emphasis 1) - PLTPAT	2.304 dB	44.0 %	VALUE >= 1.600 dB
\checkmark	0	1	3.3 Lane 3 - Non-Transition Voltage Range Measurement (Swing 1) - PLTPAT	1.037	46.5 %	VALUE >= 708 m
\checkmark	0	1	3.3 Lane 3 - Pre-Emphasis Level Delta Test (Pre-emphasis 3 to Pre-emphasis 2) - PLTPAT	1.874 dB	17.1 %	VALUE >= 1.600 dB





8. Mechanical/Packaging Information

8.1 Mechanical Outline






Figure 8-1 42-contact TQFN (ZH42) Package Mechanical Drawing

















8.2 Part Marking Information

Product marking follows our standard part number ordering information.




Figure 8-3 Part Number Information



YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code

Figure 8-4 Package Marketing Information



A product Line of Diodes Incorporated

PI3DPX1203B

8.3 Tape & Reel Materials and Design

8.3.1 Carrier Tape

The Pocketed Carrier Tape is made of Conductive Polystyrene plus Carbon material (or equivalent). The surface resistivity is $10^6 \Omega/sq$. maximum. Pocket tapes are designed so that the component remains in position for automatic handling after cover tape is removed. Each pocket has a hole in the center for automated sensing if the pocket is occupied or not, thus facilitating device removal. Sprocket holes along the edge of the center tape enable direct feeding into automated board assembly equipment. See Figures 3 and 4 for carrier tape dimensions.

8.3.2 Cover Tape

Cover tape is made of Anti-static Transparent Polyester film. The surface resistivity is $10^7 \Omega$ /Sq. Minimum to 10^{11} Ohm sq. maximum. The cover tape is heat-sealed to the edges of the carrier tape to encase the devices in the pockets. The force to peel back the cover tape from the carrier tape shall be a MEAN value of 20 to 80gm (2N to 0.8N).

8.3.3 Reel

The device loading orientation is in compliance with EIA-481, current version (Figure 2). The loaded carrier tape is wound onto either a 13-inch reel, (Figure 4) or 7-inch reel. The reel is made of Anti-static High-Impact Polystyrene. The surface resistivity $10^7 \Omega$ /sq. minimum to $10^{11} \Omega$ /sq. max.




Figure 8-5 Tape & Reel Label Information




Figure 8-6 Tape Leader and Trailer pin 1 Orientations








Figure 8-7 Standard Embossed Carrier Tape Dimensions

Table 8-1.	Constant Dimensions

Tape Size	D0	D1 (Min)	E1	PO	P2	R (See Note 2)	S1 (Min)	T (Max)	T1 (Max)
8mm		1.0			2.0 ± 0.05	25			
12mm	1.5 +0.1 -0.0	1.5	1.75 ± 0.1	4.0 ± 0.1	2.0 ± 0.05	30	0.6 N/A (See Note 3)	0.6	0.1
16mm					2.0 ± 0.1				
24mm									
32mm		2.0				- 50			
44mm		2.0			2.0 ± 0.15				

Table 8-2. Variable Dimensions

Tape Size	P1	B ₁ (Max)	E ₂ (Min)	F	So	T ₂ (Max.)	W (Max)	A ₀ , B ₀ , & K ₀
8mm	Specific per package type. Refer to FR-0221 (Tape and Reel Packing Information)	4.35	6.25	3.5 ± 0.05	N/A (see 6.5 note 4) 8.0	2.5	8.3	See Note 1
12mm		8.2	10.25	5.5 ± 0.05		6.5	12.3	
16mm		12.1	14.25	7.5 ± 0.1		8.0	16.3	
24mm		20.1	22.25	11.5 ± 0.1		12.0	24.3	
32mm		23.0	N/A	14.2 ± 0.1	28.4 ± 0.1	12.0	32.3	
44mm		35.0	N/A	20.2 ±	40.4 ± 0.1	16.0	44.3	
				0.15				

NOTES:

1. A0, B0, and K0 are determined by component size. The cavity must restrict lateral movement of component to 0.5mm maximum for 8mm and 12mm wide tape and to 1.0mm maximum for 16,24,32, and 44mm wide carrier. The maximum component rotation within the cavity must be limited to 200 maximum for 8 and 12 mm carrier tapes and 100 maximum for 16 through 44mm.

2. Tape and components will pass around reel with radius "R" without damage.

3. S1 does not apply to carrier width \ge 32mm because carrier has sprocket holes on both sides of carrier where Do \ge S1.

4. So does not exist for carrier ≤32mm because carrier does not have sprocket hole on both side of carrier.





Table 8-3. Reel Dimensions by Tape Size

Tape Size	Α	N (Min) See Note A	W1	W2 (Max)	W3	B (Min)	С	D (Min)
8mm	178 ±2.0mm or 330±2.0mm	60 ±2.0mm or 100±2.0mm	8.4 +1.5/-0.0 mm	14.4 mm	Shall Ac- commo- date Tape Width Without Interfer- ence	1.5mm	13.0 +0.5/- 0.2 mm	20.2mm
12mm			12.4 +2.0/-0.0 mm	18.4 mm				
16mm	330 ±2.0mm	100 ±2.0mm	16.4 +2.0/-0.0 mm	22.4 mm				
24mm			24.4 +2.0/-0.0 mm	30.4 mm				
32mm			32.4 +2.0/-0.0 mm	38.4 mm				
44mm			44.4 +2.0/-0.0 mm	50.4 mm				

NOTE:

A. If reel diameter A=178 ±2.0mm, then the corresponding hub diameter (N(min)) will by 60 ±2.0mm. If reel diameter A=330±2.0mm, then the corresponding hub diameter (N(min)) will by 100±2.0mm.