


PI3EQX1004B1

## 2-Port USB3.1 Gen-2 10Gbps ReDriver

### Features

- ➔ 5 & 10Gbps serial link with linear equalizer
- ➔ USB3.1 and USB3.0 Compatible
- ➔ Full Compliancy to USB3.1 Super Speed Standard
- ➔ Four 10Gbps differential signal pairs
- ➔ Pin Adjustable Receiver Equalization
- ➔ Pin Adjustable Flat Gain
- ➔ 100Ω Differential CML I/O's
- ➔ Automatic Receiver Detect
- ➔ Auto "Slumber" mode for adaptive power management
- ➔ Single Supply Voltage: 3.3V
- ➔ Packaging:
  - ◆ 42-pin, TQFN 3.5 x 9mm (ZH42)

### Block Diagram



### Description


The PI3EQX1004B1 is a low power, high performance 10.0 Gbps 2-Port USB 3.1 linear ReDriver™ designed specifically for the USB 3.1 protocol.

The device provides programmable equalization, and flat gain to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference. PI3EQX1004B1 supports two 100Ω Differential CML data I/O's between the Protocol ASIC to a switch fabric, over cable, or to extend the signals across other distant data pathways on the user's platform.

The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver. Each channel operates fully independently. The channels' input signal level determines whether the output is active.


The PI3EQX1004B1 also includes an automatic receiver detect function. The receiver detection loop will be active again if the corresponding channel's signal detector is idle for longer than 7.3ms. The channel will then move to Unplug Mode if load not detected, or it will return to Low Power Mode (Slumber Mode) due to inactivity.

Figure 1



PI3EQX1004B1

**Pin Diagram (42-pin, TQFN 3.5x9mm) ZH42**



**Pin Description (42-pin, TQFN 3.5x9mm)**

Pin #	Pin Name	Type	Description
3, 7, 14, 21, 25, 32, 36	VDD	Power	3.3V power supply, +/-0.3V
1, 28 10, 19	FGA, FGB FGC, FGD	Input	The DC flat gain selection. 4-level input pins. With internal 100kΩ pull-up resistor and 200kΩ pull-down resistor.
42, 29 11, 18	EQA, EQB EQC, EQD	Input	The EQ selection. 4-level input pins. With internal 100kΩ pull-up resistor and 200kΩ pull-down resistor.
4, 5 31, 30 13, 12 22, 23	RXAP, RXAN RXBP, RXBN RXCP, RXCN RXDP, RXDN	Input	CML input terminals. With selectable input termination between 50Ω to VDD, 67kΩ to VbiasRx or 67kΩ to GND.
35, 34 8, 9 26, 27 17, 16	TXAP, TXAN TXBP, TXBN TXCP, TXCN TXDP, TXDN	Output	CML output terminals. With selectable output termination between 50Ω to VDD, 6kΩ to VDD, 6kΩ to VbiasTx or Hi-Z.
2 20	EN_AB EN_CD	Input	Channel Enable. With internal 300kΩ pull-up resistor. “High” – Channel is in normal operation. “Low” – Channel is in power down mode.
Center Pad	GND	GND	Supply Ground
6 24	Test1# Test2#	Input	Connect to VDD is recommended
15, 33	NC	NC	NC pin connect to VDD is recommended
37, 38, 39, 40, 41	NC	NC	NC

**Power Management**

Notebooks, netbooks, and other power sensitive consumer devices require judicious use of power in order to maximize battery life. In order to minimize the power consumption of our devices, Diodes has added an additional adaptive power management feature. When a signal detector is idle for longer than 1.3ms, the corresponding channel will move to low power mode ONLY. (It means both channels will move to low power mode individually).

In the low power mode, the signal detector will still be monitoring the input channel. If a channel is in low power mode and the input signal is detected, the corresponding channel will wake-up immediately. If a channel is in low power mode and the signal detector is idle longer than 6ms, the receiver detection loop will be active again. If load is not detected, then the Channel will move to Device Unplug Mode and monitor the load continuously. If load is detected, it will return to Low Power Mode and receiver detection will be active again per 6ms.

**Operating Modes**

Mode	R <sub>IN</sub>	R <sub>OUT</sub>
PD	67kΩ to GND	HIZ
Unplug Mode	67kΩ to VbiasRx	6kΩ to VbiasTx
Deep Slumber Mode	50Ω to Vdd	6kΩ to VbiasTx
Slumber Mode	50Ω to Vdd	6kΩ to Vdd
Active Mode	50Ω to Vdd	50Ω to Vdd

PI3EQX1004B1

### **Equalization Setting:**

EQA/B/C/D are the selection pins for the equalization selection

	Equalizer setting (dB)	
<i>EQA/B/C/D</i>	@2.5GHz	@5GHz
0 (Tie 0Ω to GND)	6.7	12.4
R (Tie Rext to GND)	3.5	8.0
F (Leave Open)	5.3	10.6
1 (Tie 0Ω to VDD)	8.4	14.6

### **Flat Gain Setting:**

FGA/B/C/D are the selection pins for the DC gain

	Flat Gain Settings
<i>FGA/B/C/D</i>	<i>dB</i>
0 (Tie 0Ω to GND)	-1.6
R (Tie Rext to GND)	-0.5
F (Leave Open)	1.0
1 (Tie 0Ω to VDD)	2.7

### **Channel Enable Setting:**

EN\_AB/EN\_CD are the channel enable pins for channels A&amp;B and C&amp;D respectively

	Channel Enable Setting
<i>EN</i>	<i>Setting</i>
0	Disabled
1	Enabled (Default)

PI3EQX1004B1

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....	-65°C to +150°C
Supply Voltage to Ground Potential.....	-0.5V to +3.8V
DC SIG Voltage.....	-0.5V to VDD +0.5V
Output Current .....	-25mA to +25mA
ESD, Human Body Model .....	-2kV to +2kV
Power Dissipation Continuous .....	1.2W
Max Junction Temperature.....	125°C

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Control pin Specifications (VDD = 3.3 ± 0.3V TA = 0 to 70°C)

Symbol	Parameter	Min.	Typ.	Max.	Units
<b>2-level control pins</b>					
V <sub>IH</sub>	DC input logic High	VDD*0.65			V
V <sub>IL</sub>	DC input logic Low			VDD*0.35	V
I <sub>IH</sub>	Input High current			25	uA
I <sub>IL</sub>	Input Low current	-25			uA
<b>4-level control pins</b>					
V <sub>IH</sub>	DC input logic "High"	0.92*VDD	VDD		V
V <sub>IF</sub>	DC input logic "Float"	0.59*VDD	0.67*VDD	0.75*VDD	V
V <sub>IR</sub>	DC input logic "With Rext to GND"	0.25*VDD	0.33*VDD	0.41*VDD	V
V <sub>IL</sub>	DC input logic "Low"		GND	0.08*VDD	V
I <sub>IH</sub>	Input High current			50	uA
I <sub>IL</sub>	Input Low current	-50			uA
Rext	External resistor connects to GND ( $\pm 5\%$ )	64.6	68	71.4	kΩ

## AC/DC Electrical Characteristics (VDD = 3.3 ± 0.3V TA = 0 to 70°C)

Power and Latency						
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V <sub>dd-3.3</sub>	Supply voltage		3.0	3.3	3.6	V
I <sub>active</sub>	Active mode current consumption	EN_AB & EN_CD = 1, 10Gbps, compliance test pattern		260	334	mA
I <sub>slumber</sub>	Slumber mode current consumption	EN_AB & EN_CD = 1, no input signal longer than T <sub>slumber</sub>		32	38	mA
I <sub>DeepSlumber</sub>	Deep slumber mode current consumption	EN_AB & EN_CD = 1 no input signal longer than T <sub>DeepSlumber</sub>		0.8	1.2	
I <sub>unplug</sub>	Unplug mode current consumption	EN_AB & EN_CD = 1, no output load is detected		0.6	0.9	
I <sub>pd</sub>	Power down mode current consumption	EN_AB & EN_CD = 0		20	100	μA
t <sub>pd</sub>	Latency	From input to output			2	ns

PI3EQX1004B1

**AC/DC Electrical Characteristics Cont.**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
<b>CML Receiver Input (100Ω differential)</b>						
Receiver Electrical Specification						
$C_{rx\text{parasitic}}$	The parasitic capacitor for RX				1.0	pF
$R_{RX\text{-DIFF-DC}}$	DC Differential Input Impedance		72		120	Ω
$R_{RX\text{-SINGLE\_DC}}$	DC single ended input impedance	DC impedance limits are need to guarantee RxDet. Measured with respect to GND over a voltage of 500mV max	18		30	
$Z_{RX\text{-HIZ-DC-PD}}$	DC input CM input impedance for V>0 during reset or power down	( $V_{cm}=0$ to 500mV)	25			kΩ
$C_{ac\text{\_coupling}}$	AC coupling capacitance		75		265	nF
$V_{RX\text{-CM-AC-P}}$	Common mode peak voltage	AC up to 5GHz			150	mVpeak
$V_{RX\text{-CM-DC-Ac-tive-IDle-Delta-P}}$	Common mode peak voltage $ Avg_{uo}( V_{TX-D+} + V_{TX-D-} )/2 - Avg_{u1}( V_{TX-D+} + V_{TX-D-} )/2 $	Between U0 and U1. AC up to 5GHz			200	mVpeak
Transmitter Electrical Specification						
$V_{TX\text{-DIFF-PP}}$	Ouput differential p-p voltage swing	Differential Swing $ V_{TX-D+} - V_{TX-D-} $			1.2	Vppd
$R_{TX\text{-DIFF-DC}}$	DC Differential TX Impedance		72		120	Ω
$V_{TX\text{-RCV-DET}}$	The amount of voltage change allowed during RxDet				600	mV
$C_{ac\text{\_coupling}}$	AC coupling capacitance		75		265	nF
$T_{TX\text{-EYE}(10Gbps)}$	Transmitter eye, Include all jittter	At the silicon pad. 10Gbps	0.646			UI
$T_{TX\text{-EYE}(5Gbps)}$	Transmitter eye, Include all jittter	At the silicon pad. 5Gbps	0.625			UI
$T_{TX\text{-DJ-DD}(10Gbps)}$	Transmitter deterministic jittter	At the silicon pad. 10Gbps			0.17	UI
$T_{TX\text{-DJ-DD}(5Gbps)}$	Transmitter deterministic jittter	At the silicon pad. 5Gbps			0.205	UI
$C_{tx\text{parasitic}}$	The parasitic capacitor for TX				1.1	pF
$R_{TX\text{-DC-CM}}$	Common mode DC output Impedance		18		30	Ω
$V_{TX\text{-DC-CM}}$	The instantaneous allowed DC common mode voltage at the connector side of the AC coupling capacitors	$ V_{TX-D+} + V_{TX-D-} /2$	0		2.2	V
$V_{TX\text{-C}}$	Common-Mode Voltage	$ V_{TX-D+} + V_{TX-D-} /2$	VDD-2V		VDD	V
$V_{TX\text{-CM-AC-PP-Active}}$	Active mode TX AC common mode voltage	$V_{TX-D+} + V_{TX-D-}$ for both time and amplitude			100	mVpp
$V_{TX\text{-CM-DC-Active_Idle-Delta}}$	Common mode delta voltage $ Avg_{uo}( V_{TEX-D+} + V_{TX-D-} )/2 - Avg_{u1}( V_{TX-D+} + V_{TX-D-} )/2 $	Between U0 to U1			200	mV-peak

PI3EQX1004B1

**AC/DC Electrical Characteristics Cont.**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$V_{TX-Idle-Diff-AC-pp}$	Idle mode AC common mode delta voltage $ V_{TX-D+}-V_{TX-D-} $	Between Tx+ and Tx- in idle mode. Use the HPF to remove DC components. =1/LPF. No AC and DC signals are applied to Rx terminals .			10	mVppd
$V_{TX-Idle-Diff-DC}$	Idle mode DC common mode delta voltage $ V_{TX-D+}-V_{TX-D-} $	Between Tx+ and Tx- in idle mode. Use the LPF to remove DC components. =1/HPF. No AC and DC signals are applied to Rx terminals.			10	mV
<b>Channel Performance</b>						
$G_p$	Peaking gain (Compensation at 5GHz, relative to 100MHz, 100mV <sub>p-p</sub> sine wave input)	EQx=0		12.4		
		EQx=R		8.0		
		EQx=F		10.6		
		EQx=1		14.6		
	Variation around typical		-3		+3	dB
$G_F$	Flat gain (100MHz, EQx=F)	FQx=0		-1.6		
		FQx=R		-0.5		
		FQx=F		1.0		
		FQx=1		2.7		
	Variation around typical		-3		+3	dB
$V_{SW\_100M}$	-1dB compression point output swing (at 100MHz)			1000		mVppd
$V_{SW\_5G}$	-1dB compression point output swing (at 5GHz)			850		mVppd
DDNEXT	Differential near-end crosstalk <sup>1</sup>	100MHz to 5GHz, Figure2		-40		dB
$V_{noise-input}$	Input-referred noise	100MHz to 5GHz, FGx=1, EQx=R, Figure 3		0.6		
		100MHz to 5GHz, FGx=1, EQx=1, Figure 3		0.5		mVRMS
$V_{noise-output}$	Output-referred noise <sup>2</sup>	100MHz to 5GHz, FGx=1, EQx=R, Figure 3		0.8		
		100MHz to 5GHz, FGx=1, EQx=1, Figure 3		1		mVRMS
<b>Signal and Frequency Detectors</b>						
$V_{th\_upm}$	Unplug mode detector threshold	Threshold of LFPS when the input impedance of the redriver is 67kohm to VbiasRx only. Used in the unplug mode.	200		800	mVppd
$V_{th\_dsm}$	Deep slumber mode detector threshold	LFPS signal threshold in Deep slumber mode	100		600	mVppd




**AC/DC Electrical Characteristics Cont.**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V <sub>th_am</sub>	Active mode detector threshold	Signal threshold in Active and slumber mode	45		175	mVppd
F <sub>th</sub>	LFPS frequency detector	Detect the frequency of the input CLK pattern	100		400	MHz


**Note:**

1. Measured using a vector-network analyzer (VNA) with -15dBm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with 50Ω.

2. Guaranteed by design and characterization.



**Figure2. Channel-isolation test configuration**

**Figure3. Noise test configuration**

**Figure4. Test Condition Referenced in the Electrical Characteristic Table**

## Application Schematics



## Part Marking

ZH Package



YY: Year


WW: Workweek

1st X: Assembly Code

2nd X: Fab Code

PI3EQX1004B1

## Packaging Mechanical: 42-TQFN (ZH)



NOTE :

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED THERMAL PAD AS WELL AS THE TERMINALS.
3. REFER JEDEC MO-220
4. RECOMMENDED LAND PATTERN IS FOR REFERENCE ONLY.
5. THERMAL PAD SOLDERING AREA (MESH STENCIL IS RECOMMENDED).

17-0266

**DIODES**  
INCORPORATED

**PERICOM**  
A PRODUCT OF DIODES INCORPORATED  
ENABLING SERIAL CONNECTIVITY

DATE: 04/25/17

DESCRIPTION: 42-Contact, Very Thin Quad Flat No-Lead (TQFN)

PACKAGE CODE: ZH (ZH42)

DOCUMENT CONTROL #: PD-2035

REVISION: G

### For latest package info.

please check: <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>

### Ordering Information

Ordering Number	Package Code	Package Description
PI3EQX1004B1ZHEX	ZH	42-contact, Very Thin Quad Flat No-Lead (TQFN)

Notes:

1. EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.
2. See <http://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. Thermal characteristics can be found on the company web site at [www.diodes.com/design/support/packaging/](http://www.diodes.com/design/support/packaging/)
3. E = Pb-free and Green
4. X suffix = Tape/Reel