

PI3PCIE3442A

3.3V PCI Express® 3.0 2-Lane Exchange Switch

Features

- 8 Differential Channel (2-lane) Exchange
- PCI Express® 3.0 performance, 8.0 Gbps
- Bi-directional operation
- Low Bit-to-Bit Skew: 10ps (between ± signals)
- Low Crosstalk: -29dB @ 2.5GHz (5Gbps)
-20dB @ 4.0GHz (8Gbps)
- Low Insertion Loss: -1.1dB @ 2.5GHz (5Gbps)
-1.45dB @ 4.0GHz (8Gbps)
- V_{DD} Operating Range: 3.3V ±10%
- Industrial Temperature Range: -40°C to 85°C
- ESD Tolerance: 2kV HBM
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- Packaging (Pb-free & Green):
 - 42-contact, TQFN (ZH42), 3.5x9mm.
 - 40-contact, TQFN (ZL40), 3x6mm.

Application

Switching 4 lanes of DP1.2 from PC/Notebook/Tablet to Display monitor

Truth Table


Function	SEL	OE#
Ax = Bx Cx = Dx	0	0
Ax = Dx Cx = Bx	1	0
Ax, Bx, Cx, Dx = Hi-Z (disconnect)	x	1

Description

Diodes' PI3PCIE3442A is a differential exchange switch featuring pass-through pinout. It supports two full PCI Express® lanes operating at 8.0Gbps PCIe® 3.0 performance.

With the select control input low, Port A connects to Port B, and Port C connects to port D for an 8-channel differential pass-through. When the select control input is high Port A connects to Port D, and Port B connects to Port C.

Block Diagram




Notes:


1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

PI3PCIE3442A

Pin Diagram 42-TQFN




Pin Diagram 40-TQFN



PI3PCIE3442A

Application Diagram



Generic 2 x 2 DP1.2 Switching Using PI3PCIE3442A (3x6mm 40 pad QFN)

Pin Description (42-TQFN)

Pin #	Pin Name	I/O	Description
1	A0+	I/O	Signal I/O, Channel 0, Port A
2	A0-		
5	A1+	I/O	Signal I/O, Channel 1, Port A
6	A1-		
10	A2+	I/O	Signal I/O, Channel 2, Port A
11	A2-		
14	A3+	I/O	Signal I/O, Channel 3, Port A
15	A3-		
38	B0+	I/O	Signal I/O, Channel 0, Port B
37	B0-		
34	B1+	I/O	Signal I/O, Channel 1, Port B
33	B1-		
29	B2+	I/O	Signal I/O, Channel 2, Port B
28	B2-		
25	B3+	I/O	Signal I/O, Channel 3, Port B
24	B3-		
3	C0+	I/O	Signal I/O, Channel 0, Port C
4	C0-		
7	C1+	I/O	Signal I/O, Channel 1, Port C
8	C1-		
12	C2+	I/O	Signal I/O, Channel 2, Port C
13	C2-		
16	C3+	I/O	Signal I/O, Channel 3, Port C
17	C3-		
36	D0+	I/O	Signal I/O, Channel 0, Port D
35	D0-		
32	D1+	I/O	Signal I/O, Channel 1, Port D
31	D1-		
27	D2+	I/O	Signal I/O, Channel 2, Port D
26	D2-		
23	D3+	I/O	Signal I/O, Channel 3, Port D
22	D3-		
41	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
9	SEL	I	Operation mode Select (when SEL=0: A→B, C→D, when SEL=1: A→D, C→B)
18, 20, 30, 40, 42	V _{DD}	Pwr	3.3V ±10% Positive Supply Voltage
19, 21, 39, Center Pad	GND	Pwr	Power ground

Pin Description (40-TQFN)

Pin #	Pin Name	I/O	Description
39 40	A0+ A0-	I/O	Signal I/O, Channel 0, Port A
3 4	A1+ A1-	I/O	Signal I/O, Channel 1, Port A
8 9	A2+ A2-	I/O	Signal I/O, Channel 2, Port A
12 13	A3+ A3-	I/O	Signal I/O, Channel 3, Port A
36 35	B0+ B0-	I/O	Signal I/O, Channel 0, Port B
32 31	B1+ B1-	I/O	Signal I/O, Channel 1, Port B
26 25	B2+ B2-	I/O	Signal I/O, Channel 2, Port B
22 21	B3+ B3-	I/O	Signal I/O, Channel 3, Port B
1 2	C0+ C0-	I/O	Signal I/O, Channel 0, Port C
5 6	C1+ C1-	I/O	Signal I/O, Channel 1, Port C
10 11	C2+ C2-	I/O	Signal I/O, Channel 2, Port C
14 16	C3+ C3-	I/O	Signal I/O, Channel 3, Port C
34 33	D0+ D0-	I/O	Signal I/O, Channel 0, Port D
30 29	D1+ D1-	I/O	Signal I/O, Channel 1, Port D
24 23	D2+ D2-	I/O	Signal I/O, Channel 2, Port D
20 19	D3+ D3-	I/O	Signal I/O, Channel 3, Port D
38	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance
7	SEL	I	Operation mode Select (when SEL=0: A→B, C→D, when SEL=1: A→D, C→B)
17, 28	V _{DD}	Pwr	3.3V ±10% Positive Supply Voltage
15, 18, 27, 37, Center Pad	GND	Pwr	Power ground

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +3.7V
DC Input Voltage	-0.5V to V _{DD}
DC Output Current	120mA
Power Dissipation	0.5W
Junction Temperature.....	125°C

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics Recommended Operating Conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{DD}	3.3V Power Supply		3.0	3.3	3.6	V
I _{DD}	Total current from V _{DD} 3.3V supply	SEL and OE# at OV or V _{DD}			300	μA
T _A	Operating temperature range		-40		85	°C

DC Electrical Characteristics for Switching over Operating Range

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽¹⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed HIGH level	0.65 x V _{DD}			V
V _{IL}	Input LOW Voltage	Guaranteed LOW level	-0.5		0.35 x V _{DD}	
V _{IK}	Clamp Diode Voltage	V _{DD} = Max., I _{IN} = -18mA		-0.7	-1.2	
I _{IH}	Input HIGH Current, SEL	V _{DD} = Max., V _{IN} = V _{DD}	-10		+10	μA
I _{IL}	Input LOW Current, SEL	V _{DD} = Max., V _{IN} = GND	-10		+10	
I _{IH}	Input HIGH Current, A _X , B _X , C _X , D _X	V _{DD} = Max., V _{IN} = 1.8V	-10		+10	μA
I _{IL}	Input LOW Current, A _X , B _X , C _X , D _X	V _{DD} = Max., V _{IN} = 0V	-10		+10	

Note:

1. Typical values are at V_{DD} = 3.3V, T_A = 25°C ambient and maximum loading.

Switching Characteristics

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
t _{PZH} , t _{PZL}	Line Enable Time - SEL to A _N , B _N , C _N , D _N		0.5		45	ns
t _{PHZ} , t _{PLZ}	Line Disable Time - SEL to A _N , B _N , C _N , D _N		0.5		25	
t _{b-b}	Bit-to-bit skew within the same differential pair				10	ps
t _{ch-ch}	Channel-to-channel skew				20	


Dynamic Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
DDIL	Differential Insertion Loss ($V_{IN} = -10\text{dBm}$, DC = 0V)	f=1.2GHz f=2.5GHz f=4.0GHz f=5.0GHz f=7.5GHz		-0.8 -1.0 -1.3 -1.8 -4.5	-1.0 -1.2 -1.9 -2.6 -5.6	dB
DDIL _{OFF}	Differential Off Isolation	f= 4.0GHz		-19		dB
DDRL	Differential Return Loss	f= 0 to 2.8GHz f= 2.8 to 5.0GHz f= 5.0 to 8.0GHz		-26 -14 -7.5		dB
DDNEXT	Near End Crosstalk	f= 0 to 2.8GHz f= 2.8 to 5.0GHz f= 5.0 to 8.0GHz		-26 -20 -16		dB
V _{IF}	Max Signal Frequency Range	Insertion loss 1.5dB, $V_{IN}=0.623\text{Vpp}$, DC=0V		4.0		GHz
		Insertion loss 1.5dB, $V_{IN}=0.623\text{Vpp}$, DC=0.9V		4.0		
		Insertion loss 3dB, $V_{IN}=0.623\text{Vpp}$, DC=0V		8.0		
		Insertion loss 3dB, $V_{IN}=0.623\text{Vpp}$, DC=0.9V		8.0		
BW	-3dB Bandwidth			6.5		GHz


Notes:

1. Guaranteed by design. Typical values are at $V_{DD} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ ambient and maximum loading.

PI3PCIE3442A




Differential Insertion Loss




Differential Return Loss

PI3PCIE3442A




Differential Off Isolation




Differential Crosstalk


PI3PCIE3442A




8.0 Gbps RX signal eye without PI3PCIE3442A




8.0 Gbps RX signal eye with PI3PCIE3442A



Differential Insertion Loss and Return Test Circuit




Differential Off Isolation Test Circuit



Differential Near End Xtalk Test Circuit

Test Circuit for Electrical Characteristics(1-5)




Notes:

1. C_L = Load capacitance: includes jig and probe capacitance.
2. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator
3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. All input impulses are supplied by generators having the following characteristics: $PRR \leq \text{MHz}$, $Z_O = 50\Omega$, $t_R \leq 2.5\text{ns}$, $t_F \leq 2.5\text{ns}$.
5. The outputs are measured one at a time with one transition per measurement.

Switch Positions

Test	Switch
t_{PLZ} , t_{PZL}	3.0V
t_{PHZ} , t_{PZH}	GND
Prop Delay	Open


Switching Waveforms



Voltage Waveforms Enable and Disable Times

PI3PCIE3442A


Packaging Mechanical: 42-TQFN (3.5x9mm) (ZH)



17-0266

PI3PCIE3442A

Packaging Mechanical: 40-TQFN (3x6mm) (ZL)



17-0681

For latest package info.

please check: <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>

Ordering Information

Ordering Code	Package Code	Package Description
PI3PCIE3442AZHEX	ZH	42-Contact, Very Thin Quad Flat No-Lead (TQFN)
PI3PCIE3442AZLEX	ZL	40-Contact, 3 x 6mm (TQFN)

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. E = Pb-free and Green
5. X suffix = Tape/Reel