



Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination

Features


- → 3.3V Supply Voltage
- → HCSL Input of 100MHz; Also supports 50MHz, 125MHz, or 133.33MHz via SMBus
- → Two Differential Low-Power HCSL Outputs with On-Chip Termination
- → Default $Z_{OUT} = 100\Omega$
- → Spread-Spectrum Tolerant
- → Individual Output Enable
- → Programmable Slew Rate and Output Amplitude for each output
- → Differential Outputs Blocked until PLL is Locked
- → Strapping Pins or SMBus for Configuration
- → Differential output-to-output skew <50ps
- → Very low jitter outputs
 - ♦ Differential cycle-to-cycle jitter <50ps
 - ♦ PCIe Gen1/Gen2/Gen3/Gen4/Gen5 CC compliant
 - ♦ PCIe Gen 2 and 3 SRiS and SRnS compliant
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/
- → Packaging (Pb-free & Green):
 - 24-lead 4mm × 4mm TQFN

Description

The PI6CB33201 is a two-output very-low-power PCIe Gen1/ Gen2/Gen3/Gen4/Gen5 clock buffer. It takes a reference input to fanout two 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save eight external resistors and make layout easier. Individual OE pin for each output provides easier power management.

It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements. Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz, 125MHz, and 133.33MHz via SMBus. It provides various options such as different slew rate and amplitude through SMBUS, so users can configure the device easily to get the optimized performance for their individual boards.

Block Diagram



Notes:


^{1.} No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

^{2.} See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Pin Configuration



Pin Description

Pin Number	Pin Name	Ту	ре	Description
1	NC	_		Internal connected for feedback loop. Do not connect this pin.
2	NC	_	_	Internal connected for feedback loop. Do not connect this pin.
3	V _{DD} _R	Power	_	Power supply for input differential buffers
4	IN+	Input	_	Differential true clock input
5	IN-	Input	—	Differential complementary clock input
6	GND_DIG	Power	_	Ground for digital circuitry
7	SDATA	Input/ Output	CMOS	SMBUS data line, 3.3V tolerant
8	V _{DD} _DIG	Power	_	Power supply for digital circuitry, nominal 3.3V
9	SCLK	Input	CMOS	SMBUS clock input, 3.3V tolerant
10	V _{DDO}	Power	_	Power supply for differential outputs
11	NC	_	_	Do not connect this pin.
12	NC	_	_	Do not connect this pin.
13	Q0+	Output	HCSL	Differential true clock output
14	Q0-	Output	HCSL	Differential complementary clock output
15	OE0#	Input	CMOS	Active-low input for enabling Q0 pair. This pin has an internal pulldown.
15	010#	Input		1 =disable outputs, 0 = enable outputs
16	V _{DDA}	Power		Power supply for analog circuitry
17	Q1+	Output	HCSL	Differential true clock output





Pin Description Cont.

Pin Number	Pin Name	Ту	pe	Description
18	Q1-	Output	HCSL	Differential complementary clock output
19	OE1#	Input	CMOS	Active-low input for enabling Q1 pair. This pin has an internal pulldown. 1 =disable outputs, 0 = enable outputs
20	NC	—	—	Do not connect this pin.
21	V _{DDO}	Power	—	Power supply for differential outputs
22	PD#	Input	CMOS	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has an internal pullup resistor.
23	SADR_TRI	Input	Tri-level	Latch to select SMBus Address. This pin has an internal pulldown.
24	BW_SEL_TRI	Input	Tri-level	Latch to select low-loop bandwidth, bypass PLL, and high-loop band- width. This pin has both internal pullup and pulldown
_	EPAD	Power	—	Connect to Ground.





SMBus Address Selection Table

	SADR	Address	+Read/Write Bit
	0	1101011	Х
State of SADR on first application of PD#	М	1101100	Х
	1	1101101	Х

Power Management Table

PD#	IN	SMBus OE bit	OEn#	Qn+	Qn-	PLL Status
0	Х	Х	Х	Low ⁽²⁾	Low ⁽²⁾	Off
1	Running	0	Х	Low ⁽²⁾	Low ⁽²⁾	On ⁽¹⁾
1	Running	1	0	Running	Running	On ⁽¹⁾
1	Running	1	1	Low ⁽²⁾	Low ⁽²⁾	On ⁽¹⁾

Note:

1. If PLL Bypass mode is selected, the PLL will be off and outputs will be running.

2. The output state is set by B11[1:0] (Low/Low default).

PLL Operating Mode Select Table

BW_SEL_TRI	Operating Mode	Byte1 [7:6] Readback	Byte1 [4:3] Control
0	PLL with Low Bandwidth	00	00
М	PLL Bypass	01	01
1	PLL with High Bandwidth	11	11

Frequency Select Table

Freq. Select Byte 3 [4:3]	IN (MHz)	Qn (MHz)
00 (default)	100	100
01	50	50
10	125	125
11	133.33	133.33



Note:



PI6CB33201

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°	°C
Supply Voltage to Ground Potential, V_{DDxx} 0.5V to +4.6	V
Input Voltage $-0.5V$ to $V_{DD+0.5V}$, not exceed 4.6	δV
SMBus, Input High Voltage 3.6	δV
ESD Protection (HBM)	V
Junction Temperature	ıax

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Conditions

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DDO} , V _{DDA} , V _{DD} _R, V _{DD} _DIG	Power Supply Voltage	_	3.135	3.3	3.465	V
I _{DDA}	Analog Power Supply Current	$\rm V_{DDA},$ PLL mode, All outputs active @ 100MHz	_	21	25	mA
I _{DD_DIG}	Digital Power Supply Current	V _{DD_DIG} , All outputs active @ 100MHz	_	0.1	1	mA
I _{DDO+R}	Power Supply Current for Inputs and Outputs ⁽²⁾	$V_{DDO} + V_{DD_R}$, PLL mode, All outputs active @ 100MHz	_	38	44	mA
I _{DDA_PD}	Analog Power Supply Power Down ⁽¹⁾ Current	V _{DDA} , PLL mode, All outputs LOW/LOW	_	0.5	1	mA
I _{DD_DIG_PD}	Power Supply Power Down ⁽¹⁾ Current	V _{DD_DIG} , All outputs LOW/LOW	_	0.1	1	mA
I _{DDO_R_PD}	Power Supply Current Power Down ⁽¹⁾ for Inputs and Outputs	V _{DDO} , V _{DD_R} All outputs LOW/ LOW		1	2	mA
T _A	Ambient Temperature	Industrial grade	-40	_	85	°C

Note:

1. Input clock is not running.

2. Outputs drive 5 inch trace.

Input Electrical Characteristics

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
R _{pu}	Internal Pullup Resistance	—	_	120	_	kΩ
R _{dn}	Internal Pulldown Resistance	—		120		kΩ
L _{PIN}	Pin Inductance	—		_	7	nH





SMBus Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DDSMB}	Nominal Bus Voltage	—	2.7	_	3.6	V
		SMBus, $V_{DDSMB} = 3.3V$	2.1	—	3.6	
V _{IHSMB}	SMBus Input High Voltage	SMBus, V _{DDSMB} < 3.3V	0.65 V _{DDSMB}	_	_	V
37	SMBus Input Low Voltage	SMBus, $V_{DDSMB} = 3.3V$	_	—	0.8	V
V _{ILSMB}		SMBus, V _{DDSMB} < 3.3V	_		0.8	V
I _{SMBSINK}	SMBus Sink Current	SMBus, at V _{OLSMB}	4	_		mA
VOLSMB	SMBus Output Low Voltage	SMBus, at I _{SMBSINK}	_		0.4	V
f _{MAXSMB}	SMBus Operating Frequency	Maximum frequency	_		500	kHz
t _{RMSB}	SMBus Rise Time	(Max V _{IL} - 0.15) to (Min V _{IH} + 0.15)	_		1000	ns
t _{FMSB}	SMBus Fall Time	(Min V _{IH} + 0.15) to (Max V _{IL} - 0.15)	_	_	300	ns

LVCMOS DC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{IH}	Input High Voltage	Single-ended inputs, except SMBus	0.75 V _{DD}	_	V _{DD} +0.3	V
V _{IM}	Input Mid Voltage	SADR_TRI, BW_SEL_TRI	$0.4 V_{DD}$	$0.5 V_{DD}$	$0.6V_{DD}$	V
V _{IL}	Input Low Voltage	Single-ended inputs, except SMBus	-0.3	_	0.25 V _{DD}	V
I _{IH}	Input High Current	Single-ended inputs, $V_{IN} = V_{DD}$		_	5	μA
I _{IL}	Input Low Current	Single-ended inputs, $V_{IN} = 0V$	-5	—	—	μA
I _{IH}	Input High Current	Single-ended inputs with pullup/pulldown resistor, $V_{IN} = V_{DD}$	_	_	50	μΑ
I _{IL}	Input Low Current	Single-ended inputs with pullup/pulldown resistor, $V_{IN} = 0V$	-50	_	_	μΑ
C _{IN}	Input Capacitance	—	1.5	_	5	pF





LVCMOS AC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
t _{OELAT}	Output Enable Latency	Q start after OE# assertion Q stop after OE# de-assertion	1	_	3	clocks
t _{PDLAT}	PD# De-assertion	Differential outputs enable after PD# de-assertion	_	20	300	μs

HCSL Input Characteristics⁽¹⁾

Temperature = T_A ; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{IHDIF}	Diff. Input High Voltage ⁽³⁾	IN+, IN-, single-end measurement	600	800	1150	mV
V _{ILDIF}	Diff. Input Low Voltage ⁽³⁾	IN+, IN-, single-end measurement	-300	0	300	mV
V _{COM}	Diff. Input Common Mode Voltage		150		900	mV
V _{SWING}	Diff. Input Swing Voltage	Peak to peak value (V _{IHDIF} - V _{ILDIF)}	300		2900	mV
f _{INBP}	Input Frequency	PLL Bypass mode	1		200	MHz
f _{IN100}	Input Frequency	100MHz PLL	99.9	100	100.1	MHz
f _{IN133}	Input Frequency	133MHz PLL	133.2	133.33	133.46	MHz
f _{IN125}	Input Frequency	125MHz PLL	124.87	125	125.12	MHz
f _{IN50}	Input Frequency	50MHz PLL	49.95	50	50.05	MHz
f _{MODI-} PCIe	Input SS Modulation Freq. PCIe	Allowable frequency for PCIe applications (Triangular Modulation)	30		33	kHz
f _{MODIN-} non-PCIe	Input SS Modulation Freq. non-PCIe	Allowable frequency for non-PCIe applica- tions (Triangular Modulation)	0		46	kHz
t _{STAB}	Clock stabilization	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.75	1.0	ms
t _{RF}	Diff. Input Slew Rate ⁽²⁾	Measured differentially	0.4			V/ns
I _{IN}	Diff. Input Leakage Current	$V_{IN} = V_{DD}, V_{IN} = GND$	-5	0.01	5	uA
t _{DC}	Diff. Input Duty Cycle	Measured differentially	45		55	%
tj _{c-c}	Diff. Input Cycle to cycle jitter	Measured differentially			125	ps

Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Slew rate measured through +/-75mV window centered around differential zero

3. The device can be driven by a single-ended clock by driving the true clock and biasing the complement clock input to the V bias, where V bias is $(V_{IH}-V_{IL})/2$





HCSL Output Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V _{OH}	Output Voltage High ⁽¹⁾	Statistical measurement on single-ended	660	784	850	mV
V _{OL}	Output Voltage Low ⁽¹⁾	signal using oscilloscope math function		—	150	mV
V _{OMAX}	Output Voltage Maximum ⁽¹⁾	Measurement on single ended signal using	—	816	1150	mV
V _{OMIN}	Output Voltage Minimum ⁽¹⁾	absolute value	-300	-42	—	mV
V _{OC}	Output Cross Voltage ^(1,2,4)	—	250	430	550	mV
DV _{OC}	V _{OC} Magnitude Change ^(1,2,5)	—	—	12	140	mV

Note:

1. At default SMBUS amplitude settings.

2. Guaranteed by design and characterization-not 100% tested in production.

3. Measured from differential waveform.

4. This one is defined as voltage where Q + = Q- measured on a component test board and only applied to the differential rising edge.

5. The total variation of all Vcross measurements in any particular system. This is a subset of Vcross_min/max allowed.

HCSL Output AC Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
f _{OUT}	Output Frequency	—	50	100	133.33	MHz
DIA	PLL Bandwidth ^(1,8)	-3dB point in high-bandwidth mode	1.3	3.2	3.6	MHz
BW	PLL Bandwidth	-3dB point in low-bandwidth mode	0.7	1.7	1.9	MHz
tj _{peak}	PLL Jitter Peaking ⁽¹⁾	Peak pass band gain	_	0.8	2	dB
4	Slew Rate ^(1,2,3)	Scope averaging on fast setting	2.5	3.2	4.0	V/ns
t _{RF}	Slew Rate	Scope averaging on slow setting	2.2	3.0	3.7	V/ns
Dt _{RF}	Slew Rate Matching ^(1,2,4)	Scope averaging on		7	15	%
t _{SKEW}	Output Skew ^(1,2)	Averaging on, $V_T = 50\%$	_	11	50	ps
		PLL Bypass mode, $V_T = 50\%$	2000	2500	3000	ps
tpdelay	Propagation Delay	PLL mode, $V_T = 50\%$	-200	90	200	ps
t _{DC}	Duty Cycle ^(1,2)	Measured differentially, PLL mode	45	50	55	%
t _{DCD}	Duty Cycle Distortion ^(1,7)	Measured differentially, PLL bypass mode @ 100MHz	-3.5	0	3.5	%
t _{DCD}	Duty Cycle Distortion ^(1,7)	Measured differentially, SE input, PLL bypass mode @ 100MHz	-10	0	10	%
		PLL mode	_	14	50	ps
tj _{c-c}	Cycle-to-Cycle Jitter ^(1,2)	Additive jitter, bypass mode	_	0.1	1	ps





HCSL Output AC Characteristics (Jitter)

Symbol	Parameters	Condition	Min.	Тур.	Max.	Spec Limit	Units
		PCIe Gen 1 ⁽⁶⁾	_	25	35	86	ps(p-p)
		PCIe Gen 2 Low Band, 10kHz < f < 1.5MHz	_	0.6	0.8	3	ps
		PCIe Gen 2 High Band, 1.5MHz < f < Nyquist (50MHz)	_	0.7	1.2	3.1	ps
	Integrated Phase Jitter PLL	PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	_	0.25	0.4	1	ps
tjphasepll	Mode (RMS) ^(1,5)	PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)		0.25	0.4	0.5	ps
		PCIe Gen 5 ⁽¹¹⁾ (PLL BW of 500k to 1.8MHz. CDR =20MHz)	_	0.07	0.12	0.15	ps
		125MHz, 1.5MHz to 20MHz, -20dB/ decade Rollover < 1.5MHz, -40dB/ decade rolloff > 10MHz	_	0.15	0.3	_	ps
		133.33MHz	—	0.15	0.3	_	ps
		PCIe Gen 1	—	0.01	0.05	—	ps(p-p)
		PCIe Gen 2 Low Band, 10kHz < f < 1.5MHz	_	0.01	0.05	_	ps
		PCIe Gen 2 High Band, 1.5MHz < f < Nyquist (50MHz)	_	0.01	0.05	_	ps
		PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	_	0.01	0.05	_	ps
tj _{PHASEA}	Additive Integrated-Phase Jitter (RMS) ^(1,5,10)	PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)		0.01	0.05		ps
		PCIe Gen 5 ⁽¹¹⁾ (PLL BW of 500k to 1.8MHz. CDR =20MHz)		0.01	0.05	_	ps
		125MHz, 1.5MHz to 20MHz, -20dB/ decade Rollover < 1.5MHz, -40dB/ decade rolloff > 10MHz	_	0.01	0.05	_	ps
		133.33MHz	—	0.01	0.05	_	ps
		156.25MHz 12k to 20MHz	—	0.01	0.05	—	ps

Note:

2. Measured from differential waveform.

11. PCIe Gen 5 v0.9 specification.

^{1.} Guaranteed by design and characterization—not 100% tested in production.

^{3.} Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window.

^{4.} Slew rate matching is measured through ±75mV window centered around differential zero.

^{5.} See http://www.pcisig.com for complete specs.

^{6.} Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10⁻¹².

^{7.} Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode.

^{8.} The minimum and maximum values of each BW setting track each other, low BW max never occurs with high-BW minimum.

^{9.} Applies to all differential outputs.

^{10.} For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)^{*2} - (input jitter)^{*2}].





SMBus Serial Data Interface

PI6CB33201 is a slave-only device that supports block-read and block-write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

Address Assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	See SBMus Add	dress Selection ta	ıble	1/0

Note: SMBus address is latched on SADR pin

How to Write

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	1 bit
Start bit	Add.	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack	 Data Byte (N+X-1)	Ack	Stop bit

How to Read

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit
Start bit	Address	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Repeat Start bit	Address	R(1)	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack

8 bits	1 bit	1 bit
Data Byte	NAck	Stop bit
(N+X-1)	NACK	Stop bit





Byte 0: Output Enable Register

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	-	_	0		
6	Reserved	-	_	0		
5	Reserved	-	—	0		
4	Q1_OE	Q1 output enable	RW	1	See P11[1.0]	Pin control
3	Q0_OE	Q0 output enable	RW	1	See B11[1:0]	PIII control
2	Reserved	-	_	0		
1	Reserved	_	—	0		
0	Reserved	-	_	0		

Note:

1. A low on these bits overrides the OE# pins and force the differential outputs to the state indicated by B11[1:0] (Low/Low default).

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	PLLMODERB1	PLL Mode Readback Bit1	R	Latch	Saa DLL Omanat	ing Mada Tabla
6	PLLMODERB0	PLL Mode Readback Bit0	R	Latch	See PLL Operat	ing wode rable
5	PLLMODE_SWCTR	Enable SW control of PLL Mode	RW	0	Values in B1[7:6] set PLL Mode	Values in B1[4:3] set PLL Mode
4	PLLMODE1	PLL Mode control Bit1	RW ⁽¹⁾	0	Car DI L On and	
3	PLLMODE0	PLL Mode control Bit0	RW ⁽¹⁾	0	See PLL Operat	ing Mode Table
2	Reserved	—		1	—	_
1	Amplitude1	Control output amplitudo	RW	1	'00' = 0.6V, '01' =	= 0.68V, '10' =
0	Amplitude0	Control output amplitude	RW	0	0.75V, '11' = 0.85	5V

Byte 1: PLL Operating Mode and Output Amplitude Control Register

Note:

1. B1[5] must be set to a 1 for these bits to have any effect on the part.





Byte 2: Differential Output Slew Rate Control Register

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	_	-	1	-	—
6	Reserved	_	—	1	_	_
5	Reserved	_	—	1	_	_
4	SLEWRATECTR_Q1	Control slew rate of Q1	RW	1	Slow setting	Fast setting
3	SLEWRATECTR_Q0	Control slew rate of Q0	RW	1	Slow setting	Fast setting
2	Reserved	—	_	1	—	_
1	Reserved	—	_	1	_	_
0	Reserved	—	—	1	_	_

Byte 3: Frequency Select Control Register

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	—	—	1	—	_
6	Reserved	_	_	1	_	—
5	FREQ_SEL_EN	Enable SW selection of frequency	RW	0	SW Freq. selection disabled	SW Freq. selection enabled
4	FSEL1	Freq. Select Bit 1	RW ⁽¹⁾	0	6 T	D - 1 + TT - 1- 1 -
3	FSEL0	Freq. Select Bit 0	RW ⁽¹⁾	0	See Frequency	Select Table
2	Reserved	—	—	1	_	_
1	Reserved	—	—	1	_	_
0	SLEWRATESEL FB	Adjust Slew Rate of Feedback signal	RW	1	Slow setting	Fast setting

Note:

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4: Reserved

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:0	Reserved	—	—	1	_	_





Byte 5: Revision and Vendor ID Register

Bit	Control Function	Description	Туре	Power-up Condition	0	1	
7	RID3		R	0	rev = 0000		
6	RID2		R	0			
5	RID1	rision ID	R	0			
4	RID0		R	0			
3	PVID3		R	0			
2	PVID2		R	0	- Diodes = 0011		
1	PVID1	-	R	1			
0	PVID0		R	1			

Byte 6: Device Type/Device ID Register

Bit	Control Function	Description	Туре	Power-up Condition	0	1	
7	DTYPE1	Derivation	RW	0	'00' = CG, '01' =	ZDB,	
6	DTYPE0	evice type	RW	1	'10' = Reserve, '11' = ZDB		
5	DID5		RW	0	- - 000010 binary, 02Hex		
4	DID4		RW	0			
3	DID3	Device ID	RW	0			
2	DID2	Device ID	RW	0			
1	DID1	_	RW	1			
0	DID0		RW	0	1		

Byte 7: Reserved

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:0	Reserved	—	—	0x08	_	_

Byte 8 and 9: Reserved

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:0	Reserved	_	_	B8 = 0x36 $B9 = 0x00$	_	_





Byte 10: PD Restore

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	—	RW	1	—	_
6	PD Restore	PD Restore to default configuration	RW	1	Clear PD Config	Keep PD Config
5:0	Reserved	—	R	0	—	_

Byte 11: Stop Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	FB_imp[1]	Feedback Zout	RW	1	00=Reserved	10=100 DIF Zout
6	FB_imp[0]		RW	0	01=85 DIF Zout	11 = Reserved
5:2	Reserved	—	—	0	—	_
1	STP1	True/ Compliment DIF Output Disable Sate	RW	0	00= Low/Low	10= High/ Low
0	STP0		RW	0	01= HiZ/HiZ	11= Low/High

Byte 12: Impedance Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Q0_Zout1	Q0 Zout	RW			
6	Q0_Zout0	Q0 Zout	RW			
5	Reserved	_	RW		00 = Reserved 01 = 85Ω	
4	Reserved	_	RW	10		
3	Reserved	_	RW	10	$10 = 100\Omega$	
2	Reserved	_	RW	-	11 = Reserved	
1	Reserved	_	RW			
0	Reserved	-	RW			





Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	—	RW	-		
6	Reserved	—	RW			
5	Reserved	-	RW		00 = Reserved	
4	Reserved	—	RW	10	$01 = 85\Omega$	
3	Reserved	—	RW	10	$10 = 100\Omega$	
2	Reserved	-	RW	-	11 = Reserved	
1	Q1_Zout1	Q1 Zout	RW			
0	Q1_Zout0	Q1 Zout	RW			

Byte 13: Impedance Control

Byte 14: OE Termination Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	OE0_term1	OE0 Pull up or down	RW	0	00=None	10= Pullup
6	OE0_term0	OE0 Pull up or down	RW	1	01=Pulldown	11=Pullup and Down
5	Reserved	_	RW	0	_	—
4	Reserved	—	RW	1	—	—
3	Reserved	—	RW	0	—	—
2	Reserved	—	RW	1	_	_
1	Reserved	_	-	0	_	—
0	Reserved	_	_	1	—	—

Byte 15: OE Termination Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	—	RW	0	—	_
6	Reserved	-	RW	1	—	_
5	Reserved	—	RW	0	—	_
4	Reserved	_	RW	1	—	_
3	Reserved	—	-	0	—	_
2	Reserved	—	—	1	—	_
1	OE1_term1	OE1 Pullup or down	RW	0	00=None	10= Pullup
0	OE1_term0	OE1 Pullup or down	RW	1	01=Pulldown	11=Pullup and Down





Byte 16: Power Good Termination Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:2	Reserved	—	-	0x00	_	_
1	PWRGD_PD1		RW	1	00=None	10= Pullup
0	PWRGD_PD0	Clock Power Good and Power Down Pull up or Pull down	RW	0	01=Pulldown	11=Pullup and Down

Byte 17: Reserved

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:0	Reserved	—	—	0	_	_

Byte 18: Enable Pin Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	—	RW	0	—	_
6	Reserved	—	RW	0	_	_
5	Reserved	—		0	_	_
4	OE1_Enable	Sets Enable High or Low	RW	0	Enable = Low	Enable = High
3	OE0_Enable	Sets Enable High or Low	RW	0	Enable = Low	Enable = High
2	Reserved	—	RW	0	_	_
1	Reserved	_	RW	0	—	_
0	Reserved	-	RW	0	—	_

Byte 19: Power Down Pin Control

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7:1	Reserved	—	—	0	—	—
0	PWRGD_PD	PWRGD_PD Active via Pull up or Pull down	RW	0	Power Down = Low	Power Down = High








Figure 1. Low-Power HCSL Test Circuit




Figure 2. Differential Output Driving LVDS

Alternate Differential Output Terminations

Component	Receiver with Termination	Receiver without Termination	Unit
R _{1a} , R _{1b}	10,000	140	Ω
R_{2a} , R_{2b}	5600	75	Ω
C _C	0.1	0.1	μF
V _{CM}	1.2	1.2	V




Figure 3. Power Supply Filter





Thermal Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
θ_{JA}	Thermal Resistance Junction to Ambient	Still air			54.4	°C/W
θ_{JC}	Thermal Resistance Junction to Case				40.8	°C/W

Part Marking




Z: Die Rev Y: Year W: Workweek 1st X: Assembly Code 2nd X: Fab Code





Packaging Mechanical: 24-TQFN (ZD)



FOR DEVICE: PI6CB33201

For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

Ordering Information

Ordering Code Package Code		Package Description	Pin 1 Location		
PI6CB33201ZDIEX	ZD	24-Contact, Very Thin Quad Flat No-Lead (TQFN)	Top Right Corner		
PI6CB33201ZDIEX-13R	ZD	24-Contact, Very Thin Quad Flat No-Lead (TQFN)	Top Left Corner		

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

4. E = Pb-free and Green

5. X suffix = Tape/Reel

6. For packaging details, go to our website at: https://www.diodes.com/assets/MediaList-Attachments/Diodes-Package-Information.pdf