



PJD50P04-AU

40V P-Channel Enhancement Mode MOSFET


Voltage **-40 V** **Current** **-50 A**

Features

- $R_{DS(ON)}$, $V_{GS} @ -10V$, $I_D @ -10A < 12m\Omega$
- $R_{DS(ON)}$, $V_{GS} @ -4.5V$, $I_D @ -8A < 17.5m\Omega$
- High switching speed
- Improved dv/dt capability
- Low gate charge
- Low reverse transfer capacitance
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

- Case : TO-252AA Package
- Terminals : Solderable per MIL-STD-750, Method 2026
- Approx. Weight : 0.0104 ounces, 0.297grams



Maximum Ratings and Thermal Characteristics ($T_A=25^\circ C$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNITS
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current (Note 4)	I_D	-50	A
		-32	
Pulsed Drain Current (Note 1)	I_{DM}	-166	
Power Dissipation	P_D	75	W
		38	
Continuous Drain Current (Note 4)	I_D	-9	A
		-7	
Power Dissipation	P_D	2.4	W
		1.7	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~175	$^\circ C$
Typical Thermal Resistance (Note 4,5)	Junction to Case	$R_{\theta JC}$	$^\circ C/W$
	Junction to Ambient	$R_{\theta JA}$	

- Limited only By Maximum Junction Temperature



PJD50P04-AU

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-40	-	-	V
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1	-1.52	-2.5	
Drain-Source On-State Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-10\text{A}$	-	10	12	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-8\text{A}$	-	13.5	17.5	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	±100	nA
Dynamic (Note 6)						
Total Gate Charge	Q_g	$V_{\text{DS}}=-32\text{V}, I_{\text{D}}=-10\text{A}, V_{\text{GS}}=-4.5\text{V}$ (Note 2,3)	-	23	-	nC
Gate-Source Charge	Q_{gs}		-	8.5	-	
Gate-Drain Charge	Q_{gd}		-	9	-	
Input Capacitance	C_{iss}	$V_{\text{DS}}=-25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHZ}$	-	2767	-	pF
Output Capacitance	C_{oss}		-	247	-	
Reverse Transfer Capacitance	C_{rss}		-	139	-	
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DS}}=-20\text{V}, I_{\text{D}}=-1\text{A}, V_{\text{GS}}=-10\text{V}, R_{\text{G}}=6\Omega$ (Note 2,3)	-	23	-	ns
Turn-On Rise Time	t_r		-	10	-	
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	135	-	
Turn-Off Fall Time	t_f		-	50	-	
Drain-Source Diode						
Maximum Continuous Drain-Source Diode Forward Current	I_s	---	-	-	-50	A
Diode Forward Voltage	V_{SD}	$I_s=-1\text{A}, V_{\text{GS}}=0\text{V}$	-	-0.7	-1	V







NOTES :

1. Pulse width $\leq300\mu\text{s}$, Duty cycle $\leq2\%$.
2. Essentially independent of operating temperature typical characteristics.
3. Repetitive rating, pulse width limited by junction temperature $T_{\text{J(MAX)}}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_{\text{J}}=25^\circ\text{C}$.
4. The maximum current rating is package limited.
5. R_{QJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
6. Guaranteed by design, not subject to production testing.



PJD50P04-AU

TYPICAL CHARACTERISTIC CURVES





PJD50P04-AU

TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area




Fig.12 Normalized Thermal Transient Impedance



PJD50P04-AU

Part No. Packing Code Version

Part No. Packing Code	Package Type	Packing Type	Marking	Version
PJD50P04-AU_L2_000A1	TO-252AA	3,000pcs / 13" reel	D50P04	Halogen free RoHS compliant

Packaging Information & Mounting Pad Layout

