PJL9824

40V Dual N-Channel Enhancement Mode MOSFET

Voltage	40 V	Current	13 A

SOP-8



Features

- $R_{DS(ON)}$, V_{GS}@10V, I_D@10A<5.5mΩ
- $R_{DS(ON)}$, V_{GS}@4.5V, I_D@5A<7.5mΩ
- High switching speed
- Improved dv/dt capability
- Low Gate Charge
- Low reverse transfer capacitance
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

- Case : SOP-8 package
- Terminals : Solderable per MIL-STD-750, Method 2026
- Approx. Weight : 0.0029 ounces, 0.083 grams

Maximum Ratings and Thermal Characteristics (T_A=25°C unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	±20	
Continuous Drain Current (Note 4)	T_A=25°C	I_D	13	A
	T_A=70°C		10	
Pulsed Drain Current (Note 1)		I_{DM}	52	
Power Dissipation	T_A=25°C	P_D	1.7	W
	T_A=70°C		1.1	
Operating Junction and Storage Temperature Range		T_J,T_{STG}	-55~150	°C
Typical Thermal Resistance - Junction to Ambient (Note 4,5)		$R_{\theta JA}$	73.5	°C/W

PJL9824

Electrical Characteristics (T_A=25°C unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V, I_D=250uA	40	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=250uA	1	1.75	2.5	
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS}=10V, I_D=10A	-	4.2	5.5	mΩ
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS}=4.5V, I_D=5A	-	5.3	7.5	
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=40V, V_{GS}=0V	-	-	1	uA
Gate-Source Leakage Current	I_{GSS}	V_{GS}=±20V, V_{DS}=0V	-	-	±100	nA
Dynamic (Note 6)						
Total Gate Charge	Q_g	V_{DS}=32V, I_D=10A, V_{GS}=4.5V (Note 2,3)	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	7	-	
Gate-Drain Charge	Q_{gd}		-	10	-	
Input Capacitance	Ciss	V_{DS}=25V, V_{GS}=0V, f=1MHZ	-	1258	-	pF
Output Capacitance	Coss		-	134	-	
Reverse Transfer Capacitance	Crss		-	88	-	
Turn-On Delay Time	$td_{(on)}$	V_{DS}=20V, I_D=1A, V_{GS}=10V, R_G=3.3Ω (Note 2,3)	-	18	-	ns
Turn-On Rise Time	tr		-	13	-	
Turn-Off Delay Time	$td_{(off)}$		-	109	-	
Turn-Off Fall Time	tf		-	73	-	
Drain-Source Diode						
Maximum Continuous Drain-Source Diode Forward Current	I_S	---	-	-	13	A
Diode Forward Voltage	V_{SD}	I_S=1A, V_{GS}=0V	-	0.7	1	V

NOTES :

1. Pulse width≤300us, Duty cycle≤2%
2. Essentially independent of operating temperature typical characteristics.
3. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=150°C. Ratings are based on low frequency and duty cycles to keep initial T_J =25°C.
4. The maximum current rating is package limited.
5. $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 $inch^2$ with 2oz.square pad of copper.
6. Guaranteed by design, not subject to production testing.

PJL9824

TYPICAL CHARACTERISTIC CURVES



Fig.1 On-Region Characteristics



Fig.2 Transfer Characteristics



Fig.3 On-Resistance vs. Drain Current



Fig.4 On-Resistance vs. Junction temperature



Fig.5 On-Resistance Variation with V_{GS}



Fig.6 Body Diode Characteristics

PJL9824

TYPICAL CHARACTERISTIC CURVES



Fig.7 Gate-Charge Characteristics



Fig.8 Breakdown Voltage Variation vs. Temperature



Fig.9 Threshold Voltage Variation with Temperature



Fig.10 Capacitance vs. Drain-Source Voltage



Fig.11 Maximum Safe Operating Area



Fig.12 Normalized Transient Thermal Impedance

PJL9824

Part No Packing Code Version

Part No Packing Code	Package Type	Packing Type	Marking	Version
PJL9824_R2_00001	SOP-8	2.5K pcs / 13” reel	L9824	Halogen free

Packaging Information & Mounting Pad Layout

SOP-8 Dimension — Unit: inch(mm)



SOP-8 Pad Layout — Unit: inch(mm)