



# PJQ5450-AU

## 40V N-Channel Enhancement Mode MOSFET

**Voltage**

**40 V**

**Current**

**21A**



### Features

- $R_{DS(ON)}$ ,  $V_{GS}@10V$ ,  $I_D@12A < 32m\Omega$
- $R_{DS(ON)}$ ,  $V_{GS}@4.5V$ ,  $I_D@10A < 40m\Omega$
- High switching speed
- Low reverse transfer capacitance.
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

### Mechanical Data

- Case: DFN5060-8L Package
- Terminals: Solderable per MIL-STD-750, Method 2026
- Approx. Weight: 0.0028 ounces, 0.08 grams

DFN5060-8L



### Maximum Ratings and Thermal Characteristics ( $T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS
Drain-Source Voltage		$V_{DS}$	40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	
Continuous Drain Current (Note 4)	$T_C=25^\circ\text{C}$	$I_D$	21	A
	$T_C=100^\circ\text{C}$		13.2	
Pulsed Drain Current (Note 1)	$T_C=25^\circ\text{C}$	$I_{DM}$	80	
Power Dissipation	$T_C=25^\circ\text{C}$	$P_D$	30	W
	$T_C=100^\circ\text{C}$		15	
Continuous Drain Current (Note 4)	$T_A=25^\circ\text{C}$	$I_D$	5.9	A
	$T_A=70^\circ\text{C}$		4.7	
Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	2.4	W
	$T_A=70^\circ\text{C}$		1.6	
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~175	$^\circ\text{C}$
Typical Thermal Resistance (Note 4,5)	Junction to Case	$R_{\theta JC}$	5	$^\circ\text{C/W}$
	Junction to Ambient	$R_{\theta JA}$	62.5	

- Limited only By Maximum Junction Temperature



# PJQ5450-AU

## Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
<b>Static</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	40	-	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1.2	1.8	2.5	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =12A	-	26	32	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	-	32	40	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V	-	-	1	uA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>Dynamic</b> (Note 6)						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =20V, I <sub>D</sub> =5A, V <sub>GS</sub> =4.5V (Note 3)	-	4.4	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	1.3	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	1.7	-	
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHZ	-	425	-	pF
Output Capacitance	C <sub>oss</sub>		-	48	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	36	-	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =20V, I <sub>D</sub> =1A, V <sub>GS</sub> =4.5V, R <sub>G</sub> =25Ω (Note 3)	-	9.4	-	ns
Turn-On Rise Time	t <sub>r</sub>		-	29	-	
Turn-Off Delay Time	t <sub>d(off)</sub>		-	21	-	
Turn-Off Fall Time	t <sub>f</sub>		-	29	-	
<b>Drain-Source Diode</b>						
Maximum Continuous Drain-Source Diode Forward Current	I <sub>S</sub>	---	-	-	21	A
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =1A, V <sub>GS</sub> =0V	-	0.74	1	V

**NOTES :**

1. Pulse width ≤ 300us, Duty cycle ≤ 2%.
2. Essentially independent of operating temperature typical characteristics.
3. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub> = 25°C.
4. The maximum current rating is package limited.
5. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch<sup>2</sup> with 2oz.square pad of copper.
6. Guaranteed by design, not subject to production testing.



# PJQ5450-AU

## TYPICAL CHARACTERISTIC CURVES




Fig.1 On-Region Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance Variation with  $V_{GS}$




Fig.6 Body Diode Characteristics



# PJQ5450-AU

## TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area




Fig.12 Normalized Transient Thermal Impedance



# PJQ5450-AU

## Part No Packing Code Version

Part No Packing Code	Package Type	Packing Type	Marking	Version
PJQ5450-AU_R2_000A1	DFN5060-8L	3000pcs / 13" reel	Q5450	Halogen free

## Packaging Information & Mounting Pad Layout

