



PJQ5948V-AU

40V Dual N-Channel Enhancement Mode MOSFET

Voltage 40 V Current 35 A


Features

- $R_{DS(ON)}$, $V_{GS}=10V$, $I_D=10A < 13.4m\Omega$
- $R_{DS(ON)}$, $V_{GS}=7V$, $I_D=6A < 17m\Omega$
- Excellent FOM
- Standard Level Drive
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

- Case : DFN5060B-8L Package
- Terminals : Solderable per MIL-STD-750, Method 2026
- Approx. Weight : 0.092 grams

DFN5060B-8L



Maximum Ratings and Thermal Characteristics ($T_A=25^\circ C$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNITS
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^(Note 3)	I_D	35	A
		25	
Pulsed Drain Current ^(Note 1)	I_{DM}	140	
Power Dissipation	P_D	32	
		16	W
Continuous Drain Current ^(Note 4)	I_D	10.5	A
		8.8	
Power Dissipation	P_D	2.4	W
		1.7	
Single Pulse Avalanche Energy ^(Note 5)	E_{AS}	42	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~175	°C
Thermal Resistance ^(Note 4)	Junction to Case	$R_{\theta JC}$	5
	Junction to Ambient	$R_{\theta JA}$	60
			°C/W



PJQ5948V-AU

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=50\mu\text{A}$	2	2.8	3.5	
Drain-Source On-State Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=10\text{A}$	-	10.7	13.4	$\text{m}\Omega$
		$V_{\text{GS}}=7\text{V}, I_{\text{D}}=6\text{A}$	-	13	17	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 10	μA
		$V_{\text{GS}}=\pm 10\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 1	
Dynamic ^(Note 6)						
Total Gate Charge	Q_g	$V_{\text{DS}}=32\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=10\text{V}$	-	9.5	-	nC
Gate-Source Charge	Q_{gs}		-	4.2	-	
Gate-Drain Charge	Q_{gd}		-	2.6	-	
Input Capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	673	-	pF
Output Capacitance	C_{oss}		-	176	-	
Reverse Transfer Capacitance	C_{rss}		-	29	-	
Gate resistance	R_g	$f=1\text{MHz}$	-	1.4	-	Ω
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{\text{DS}}=32\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=10\text{V}, R_g=3\Omega$ <small>(Note 2)</small>	-	10	-	ns
Turn-On Rise Time	t_r		-	3	-	
Turn-Off Delay Time	$t_{d(\text{off})}$		-	18	-	
Turn-Off Fall Time	t_f		-	3	-	
Drain-Source Diode						
Diode Forward Current	I_s	$T_c=25^\circ\text{C}$	-	-	35	A
Pulsed Diode Forward Current	I_{sM}		-	-	140	
Diode Forward Voltage	V_{SD}	$I_s=20\text{A}, V_{GS}=0\text{V}$	-	0.9	1.3	V
Reverse Recovery Time	Tr_r	$V_{GS}=0\text{V}, I_s=20\text{A}$ $dI_s/dt=100\text{A}/\mu\text{s}$	-	17	-	ns
Reverse Recovery Charge	Q_{rr}		-	9	-	

NOTES :

1. Pulse width $\leq 100\mu\text{s}$, Duty cycle $\leq 2\%$.
2. Essentially independent of operating temperature typical characteristics.
3. Chip capability with an $R_{\theta JC}=5^\circ\text{C}/\text{W}$.
4. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
5. The test condition is $L=0.5\text{mH}, I_{AS}=13\text{A}, V_{DD}=30\text{V}, V_{GS}=10\text{V}$, Starting $T_j=25^\circ\text{C}$.
6. Guaranteed by design, not subject to production testing.



PJQ5948V-AU

TYPICAL CHARACTERISTIC CURVES




Fig.1 On-Region Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance Variation with VGS




Fig.6 Source-Drain Diode Forward Voltage



PJQ5948V-AU

TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area




Fig.12 Normalized Transient Thermal Impedance



PJQ5948V-AU

Product and Packing Information

Part No.	Package Type	Packing Type	Marking
PJQ5948V-AU	DFN5060B-8L	3K pcs / 13" reel	Q5948V

Packaging Information & Mounting Pad Layout

