

Low Skew Zero Delay Buffer

FEATURES

- Frequency Range 10MHz to 134 MHz
- Output Options:
 - 5 outputs *PL123-05*
 - 9 outputs *PL123-09*
- Zero input - output delay
- Optional Drive Strength:
 - Standard (8mA) *PL123-05/-09*
 - High (12mA) *PL123-05H/-09H*
- 3.3V, $\pm 10\%$ operation
- Available in Commercial and Industrial temperature ranges
- Available in 16-Pin SOP or TSSOP (*PL123-09*), and 8-Pin SOP (*PL123-05*) packages


DESCRIPTION

The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (*PL123-05*) or two (*PL123-09*) low-skew output banks, of 4 outputs each, that are synchronized with the input. The *PL123-09* allows control of the banks of outputs by using the S1 and S2 inputs as shown in the Selector Definition table on page 2.

The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than $\pm 100\text{ps}$, the device acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the load on the CLKOUT pin.

These parts are not intended for 5V input-tolerant applications.

BLOCK DIAGRAM



Low Skew Zero Delay Buffer

PIN DESCRIPTIONS

Name	PL123-09		PL123-05	Type	Description
	TSSOP-16L	SOP-16L	SOP-8L		
REF ^[1]	1	1	1	I	Input reference frequency.
CLKA1 ^[2]	2	2	3	O	Buffered clock output, Bank A
CLKA2 ^[2]	3	3	2	O	Buffered clock output, Bank A
VDD	4,13	4,13	6	P	VDD connection
GND	5,12	5,12	4	P	GND connection
CLKB1 ^[2]	6	6	-	O	Buffered clock output, Bank B
CLKB2 ^[2]	7	7	-	O	Buffered clock output, Bank B
S2 ^[3]	8	8	-	I	Selector input
S1 ^[3]	9	9	-	I	Selector input
CLKB3 ^[2]	10	10	-	O	Buffered clock output, Bank B
CLKB4 ^[2]	11	11	-	O	Buffered clock output, Bank B
CLKA3 ^[2]	14	14	5	O	Buffered clock output, Bank A
CLKA4 ^[2]	15	15	7	O	Buffered clock output, Bank A
CLKOUT ^[2]	16	16	8	O	Buffered clock output. Internal feedback on this pin.

Notes: 1: Weak pull-down. 2: Weak pull-down on all outputs. 3: Weak Pull-Up on S1 and S2

SELECTOR DEFINITION FOR PL123-09

S2	S1	CLOCK A1-A4 (Bank A)	CLOCK B1-B4 (Bank B)	CLKOUT	Output Source	PLL Shutdown
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

INPUT / OUTPUT SKEW CONTROL

The PL123-05/-09 will achieve Zero Delay from input to output when all the outputs are loaded equally. Adjustments to the input/output delay can be made by adding additional loading to the CLKOUT pin. Please contact Micrel for more information.

LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

Signal Integrity and Termination Considerations

- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as “striplines” or “microstrips” with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations


- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1 μ F for designs using frequencies < 50MHz and 0.01 μ F for designs using frequencies > 50MHz.

Typical CMOS termination

Place Series Resistor as close as possible to CMOS output

CMOS Output Buffer
(Typical buffer impedance 20 Ω)

To CMOS Input



Connect a 33 Ω series resistor at each of the output clocks to enhance the stability of the output signal

Low Skew Zero Delay Buffer

ABSOLUTE MAXIMUM CONDITIONS

Supply Voltage to Ground Potential -0.5V to 4.6V
 DC Input Voltage $V_{SS} - 0.5V$ to 4.6V
 Storage Temperature -65°C to 150°C

Junction Temperature..... 150°C
 Static Discharge Voltage
 (per MIL-STD-883, Method 3015)..... > 2000V

OPERATING CONDITIONS

Parameter	Description	Min.	Max.	Unit
V_{DD}	Supply Voltage	3.0	3.6	V
T_A	Commercial Operating Temperature (ambient temperature)	0	70	°C
	Industrial Operating Temperature (ambient temperature)	-40	85	°C
C_L	Load Capacitance, below 100 MHz	—	30	pF
	Load Capacitance, above 100 MHz	—	10	pF
C_{IN}	Input Capacitance	—	7	pF
t_{PU}	Power-up time for all V_{DDs} to reach minimum specified voltage (power ramps must be monotonic)	0.05	250	ms

ELECTRICAL CHARACTERISTICS

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{IL}	Input LOW Voltage		—	0.8	V
V_{IH}	Input HIGH Voltage		2.5	—	V
I_{IL}	Input LOW Current	$V_{IN} = 0V$	—	50	μA
I_{IH}	Input HIGH Current	$V_{IN} = V_{DD}$	—	100	μA
V_{OL}	Output LOW Voltage ^[4]	$I_{OL} = 8\text{ mA}$ $I_{OL} = 12\text{ mA}$	—	0.4	V
V_{OH}	Output HIGH Voltage ^[4]	$I_{OH} = -8\text{ mA}$ $I_{OL} = -12\text{ mA}$	2.4	—	V
I_{DD}	Supply Current (Unloaded Outputs)	66.67MHz with unloaded outputs Commercial Temp.	—	32	mA
		66.67MHz with unloaded outputs Industrial Temp.	—	45	mA

Notes: 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Low Skew Zero Delay Buffer
SWITCHING CHARACTERISTICS ^[5]

Parameter	Name	Test Conditions	Min.	Typ.	Max.	Unit
t ₁	Output Frequency	30-pF load	10	–	100	MHz
		10-pF load	10	–	134	MHz
	Duty Cycle ^[4] = t ₂ ÷ t ₁	Measured at 1.4V, F _{OUT} = 66.67MHz	40	50	60	%
	Duty Cycle ^[4] = t ₂ ÷ t ₁	Measured at 1.4V, F _{OUT} <50MHz	45	50	55	%
t ₃	Rise Time ^[4]	Measured between 0.8V and 2.0V	–	–	2.5	ns
	Rise Time ^[4] (High Drive)	Measured between 0.8V and 2.0V	–	–	1.5	ns
t ₄	Fall Time ^[4]	Measured between 0.8V and 2.0V	–	–	2.5	ns
	Fall Time ^[4] (High Drive)	Measured between 0.8V and 2.0V	–	–	1.5	ns
t ₅	Output to Output Skew	All outputs equally loaded	–	–	250	ps
t _{6A}	Delay, REF Rising Edge to CLKOUT Rising Edge ^[4]	Measured at VDD/2	–	0	±350	ps
t _{6B}	Delay, REF Rising Edge to CLKOUT Rising Edge ^[4]	Measured at VDD/2. Measured in PLL bypass mode, PL123-09 only .	1	5	8.5	ns
t ₇	Device to Device Skew ^[4]	Measured at VDD/2 on the CLKOUT pin	–	0	700	ps
t ₈	Output Slew Rate ^[4]	Measured between 0.8V and 2.0V using Test Circuit #2	1	–	–	V/ns
t _J	Cycle to Cycle Jitter ^[4]	Measured at 66.67 MHz, loaded outputs	–	75	200	ps
t _{LOCK}	PLL Lock Time ^[4]	Stable power supply, valid clock presented on REF pin	–	–	1	ms


Notes:

4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
5. All parameters are specified with loaded outputs.


Low Skew Zero Delay Buffer

SWITCHING WAVEFORMS


Duty Cycle Timing




All Outputs Rise/Fall Time




Output-Output Skew





Input-Output Propagation Delay



Device-Device Skew



TEST CIRCUITS




Low Skew Zero Delay Buffer

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOP-16L and TSSOP-16L (mm)

Symbol	SOP		TSSOP	
	Min.	Max.	Min.	Max.
A	1.35	1.75	-	1.20
A1	0.10	0.25	0.05	0.15
B	0.33	0.51	0.19	0.30
C	0.19	0.25	0.09	0.20
D	9.80	10.00	4.90	5.10
E	3.80	4.00	4.30	4.50
H	5.80	6.20	6.40 BSC	
L	0.40	1.27	0.45	0.75
e	1.27 BSC		0.65 BSC	



SOP 8L

Symbol	Dimension in MM	
	Min.	Max.
A	1.35	1.75
A1	0.10	0.25
A2	1.25	1.50
B	0.33	0.53
C	0.19	0.27
D	4.80	5.00
E	3.80	4.00
H	5.80	6.20
L	0.40	0.89
e	1.27 BSC	

