

60V N-Channel Enhancement Mode MOSFET

Voltage	60 V	R _{DSON}	6 mΩ
Current	68 A	Q _G (TYP)	37 nC

Feature

- R_{DSON}, V_{GS}@10V, I_D@20A<6mΩ
- R_{DSON}, V_{GS}@4.5V, I_D@10A<10mΩ
- AEC-Q101 qualified
- Low reverse transfer capacitance
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

Mechanical Data

- Case: DFN5060-8L Package
- Terminals: Solderable per MIL-STD-750, Method 2026
- Approx. Weight: 0.08 grams


Application

- Automotive LED lighting, Wireless charger, DC/DC converter

Absolute Maximum Ratings (T_A = 25 °C unless otherwise specified)

PARAMETER	SYMBOL	LIMIT	UNITS
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (Note 3)	I _D	68	A
T _C =25°C		43	
T _C =100°C			
Pulsed Drain Current	I _{DM}	272	A
T _C =25°C			
Single Pulse Avalanche Current (Note 5)	I _{AS}	28	A
Single Pulse Avalanche Energy (Note 5)	E _{AS}	39	mJ
Power Dissipation	P _D	50	W
T _C =25°C		20	
T _C =100°C			
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~150	°C

DFN5060-8L



Top side view

Thermal Characteristics

PARAMETER	SYMBOL	MAXIMUM	UNITS
Thermal Resistance	R _{θJC}	2.5	°C/W
	R _{θJT}	28	°C/W
	R _{θJA}	50	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	2	3	
Drain-Source On-State Resistance (Note 1)	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	4.5	6	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	-	7.4	10	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Transfer characteristics (Note 1)	g_{fs}	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	43	-	S
Dynamic (Note 6)						
Total Gate Charge	Q_g	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=4.5\text{V}$	-	19	-	nC
Gate-Source Charge	Q_{gs}	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=10\text{V}$	-	37	-	
Gate-Drain Charge	Q_{gd}		-	8	-	
Plateau Voltage	V_{GP}		-	8	-	
Input Capacitance	C_{iss}	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	-	3.4	-	V
Output Capacitance	C_{oss}		-	2057	-	pF
Reverse Transfer Capacitance	C_{rss}		-	837	-	
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{G}}=2\Omega$ (Note 2)	-	10	-	ns
Turn-On Rise Time	t_r		-	31	-	
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	85	-	
Turn-Off Fall Time	t_f		-	65	-	
Gate Resistance	R_g	$f = 1.0\text{MHz}$	-	33	-	
Drain-Source Diode						
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=1\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.3	V
Reverse Recovery Charge	Q_{rr}	$I_{\text{SD}} = 20\text{A}$	-	19	-	nC
Reverse Recovery Time	T_{rr}	$di/dt = 100\text{A}/\mu\text{s}$	-	33	-	ns

NOTES :

1. Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
2. Essentially independent of operating temperature typical characteristics.
3. The maximum current rating is package limited.
4. $R_{\theta\text{JA}}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
5. The test condition is $L=0.1\text{mH}, I_{\text{AS}}=28\text{A}, V_{\text{DD}}=25\text{V}, V_{\text{GS}}=10\text{V}, R_g=25\text{ohm}$, Starting $T_J=25^\circ\text{C}$
6. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTIC CURVES




Fig.1 Output Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 Capacitance vs. Drain-Source Voltage










Fig.6 On-Resistance vs. Gate-Source Voltage

TYPICAL CHARACTERISTIC CURVES



TYPICAL CHARACTERISTIC CURVES





Fig.13 Drain Current vs. Case Temperature

Product and Packing Information

Part No.	Package Type	Packing Type	Marking
PSMQC060N06LS1-AU	DFN5060-8L	3000pcs / 13" reel	060N06LS

Packaging Information & Mounting Pad Layout



Marking Diagram

PJ
060N06LS
YWLL x

Y = Year Code
W = Week Code (A~Z)
LL = Lot Code (00~99)
x = Production Line Code