


General Description

The QPA9426 is a high-linearity two-stage power amplifier in a low-cost surface-mount package with on-chip bias control and temperature compensation circuits, suitable for small cell base station applications.

QPA9426 provides 34 dB gain and +27 dBm linear power over the 2.5 – 2.7 GHz frequency range which includes 3GPP bands 7, 38 & 41. The amplifier is able to achieve -47 dBc ACLR at +27 dBm output power using 20 MHz LTE signal.

The QPA9426 integrates two high performance amplifier stages onto a module to allow for a compact system design and requires very few external components for operation. The amplifier is bias adjustable allowing the amplifier's power consumption to be optimized. The QPA9426 is available in a lead-free/RoHS-compliant 7 x 7 mm surface mount package.




7 x 7 mm Leadless SMT Package

Product Features

- 2.5 – 2.7 GHz Frequency Range
- Fully Integrated, 2 Stage Power Amplifier
- Internally Matched 50 Ω Input & Output
- -47 dBc ACLR at $P_{avg} = +27$ dBm
- 34 dB Gain
- 14% PAE at +27 dBm
- 420 mA Quiescent Current
- On-chip Bias Control and Temp. Comp. Circuit

Functional Block Diagram



Top View

Applications

- Small Cell / Picocell
- Bands 7, 38, 41
- Enterprise Femtocell
- Customer Premises Equipment (CPE)
- Data Cards and Terminals
- Distributed Antenna Systems (DAS)
- Booster Amps, Repeaters

Ordering Information

Part No.	Description
QPA9426TR13	2,500pcs on a 13" reel (standard)
QPA9426PCB401	2.5 – 2.7 GHz Evaluation Board

Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	-55 to +150 °C
Supply Voltage (VCC1, VCC2)	+6 V
V _{ref}	+3.5 V
RF Input Power, CW, 50Ω, T=25 °C	+10 dBm

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
VCC1, VCC2	+3.6	+4.5	+5.25	V
V _{ref}	+2.75	+2.85	+2.95	V
T _{CASE} (Backside Paddle)	-40		+85	°C
T _j			+156	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.



Electrical Specifications

Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Units
Operational Frequency Range		2.5		2.7	GHz
Test Frequency			2.6		GHz
Gain		30.5	33	35	dB
Input Return Loss			20		dB
Output Return Loss			20		dB
P1dB			35.5		dBm
ACLR	P _{OUT} = +27dBm, 20 MHz LTE	-45	-47		dBc
Power Added Efficiency	E-TM1.1, 9.5dB PAR	12	14		%
Quiescent Current, I _{CQ} ⁽²⁾	VCC1 + VCC2	330	420	500	mA
Leakage Current	VCC1 & VCC2 = +4.5 V, V _{ref} = 0 V		3	10	μA
Reference Current, I _{ref}	V _{ref} = +2.85V		15	19	mA
Operational Current, I _{CC}	P _{out} = +27 dBm		805	900	mA
Switching Time	Rise time (10%-90%)		650		ns
	Fall time (90%-10%)		500		ns
Spurious Output Level	P _{out} ≤ +27dBm, In & Out of band Load VSWR ≤ 10:1		-60		dBc
VSWR survivability	No permanent degradation or failure	10:1			-
Harmonics	2F ₀ (P _{out} = +27 dBm)		-32	-28	dBc
	3F ₀ (P _{out} = +27 dBm)		-34	-30	dBc
	4F ₀ (P _{out} = +27 dBm)		-64	-60	dBc
Thermal Resistance, θ _{jc}	Module (junction to case)			17.4	°C/W

Notes:

1. Test conditions unless otherwise noted: VCC1 = VCC2 = +4.5 V, V_{ref} = +2.85V, Temp = +25 °C, 50 Ω system.
2. Current through VCC1 does not vary with power. VCC1 provides the voltage to the current mirror circuit along with V_{ref} to set the bias point for the whole amplifier.

Evaluation Board Layout and Schematic











Bill of Material – Evaluation Board


Reference Des.	Value	Description	Manuf.	Part Number
n/a	-	Printed Circuit Board		
U1	-	High Linearity 0.5 W Power Amplifier	Qorvo	QPA9426
R1	0 Ω	Resistor, 0 Ω, 0603	various	
C1	0.01 μF	Capacitor, 0.01 μF, 5%, 50V, X7R, 0603	various	
C3, C9	0.1 μF	Capacitor, 0.1 μF, 10%, 50V, X7R, 0603	various	
C5, C14	10 μF	Capacitor, 10 μF, 20%, 25V, Tantalum, 6032	various	
C6, C10	1000 pF	Capacitor, 1000 pF, 5%, 50V, NPO/C0G, 0603	various	
C11	100 pF	Capacitor, 100 pF, 5%, 50V, C0G, 0603	various	

Performance Plots

Test conditions unless otherwise noted: VCC1 = VCC2 = +4.5V, Vref = +2.85V, Temp. = +25 °C



Pin Configuration and Description




Top View


Pad No.	Label	Description
1	Vref	Provides reference voltage for internal active biasing circuit
2, 3, 6, 8, 9, 10, 13, 14	GND	RF and DC ground.
4	VCC1	Bias voltage for current mirror in combination with Vref to set the bias point.
5	RFin	RF input pin. The DC is internally blocked at this pin.
7	NC	No internal connection. Can be left open or grounded for mounting integrity.
11	VCC2	Supply to all stages.
12	RFout	RF output pin. The DC is internally blocked at this pin.
Backside Paddle	RF/DC GND	RF/DC ground. See PCB Mounting Pattern for suggested footprint.

Evaluation Board PCB Information


Qorvo PCB 1126637 Material and Stack-up



50 ohm line dimensions: width = .028"
spacing = .028".




Package Marking and Dimensions



Notes:

1. All dimensions are in millimeters. Angles are in degrees.
2. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012.


Tape and Reel Information – Carrier and Cover Tape Dimensions



Feature	Measure	Symbol	Size (in)	Size (mm)
Cavity	Length	A0	0.295	7.50
	Width	B0	0.295	7.50
	Depth	K0	0.059	1.50
	Pitch	P1	0.472	12.0
Centerline Distance	Cavity to Perforation - Length Direction	P2	0.079	2.00
	Cavity to Perforation - Width Direction	F	0.295	7.50
Cover Tape	Width (Reference Only)	C	0.524	13.3
Carrier Tape	Width	W	0.630	16.0


Tape and Reel Information – Reel Dimensions (13")

Standard T/R size = 2,500 pieces on a 13" reel.



Feature	Measure	Symbol	Size (in)	Size (mm)
Flange	Diameter	A	12.992	330.0
	Thickness	W2	0.874	22.2
	Space Between Flange	W1	0.661	16.8
Hub	Outer Diameter	N	4.016	102.0
	Arbor Hole Diameter	C	0.512	13.0
	Key Slit Width	B	0.079	2.0
	Key Slit Diameter	D	0.787	20.0

Tape and Reel Information – Tape Length and Label Placement



Notes:

1. Empty part cavities at the trailing and leading ends are sealed with cover tape. See EIA 481-1-A.
2. Labels are placed on the flange opposite the sprockets in the carrier tape.