


### Product Overview

The QPA9442 is a wideband, high linearity driver amplifier. With optimized tuning, this device can provide up to 19dB of gain and achieve an output P1dB of 1W. The amplifier can provide excellent linearity performance with +46dBm output 3<sup>rd</sup> order intercept (OIP3), making it perfectly suited for 5G base station applications.

The QPA9442 is tunable over all cellular bands in the entire operating frequency band of 0.6 – 2.8 GHz and incorporates a shut-down function through the V<sub>PD</sub> pin.

The QPA9442 is housed in a 20-pin 4X4mm SMT package.




20 Pad 4 x 4 mm Laminate Package

### Key Features

- 0.6 – 2.8 GHz Operational Frequency
- +30 dBm P1dB
- 19 dB achievable Gain at Band 1
- +44.5 dBm OIP3
- +5 V Single Supply
- DC Power Shutdown Feature
- Internal RF Overdrive Protection
- Internal DC Overvoltage Protection

### Functional Block Diagram



Top View

### Applications

- 5G m-MIMO
- Mobile Infrastructure
- General Purpose Wireless
- TDD System

### Ordering Information

Part No.	Description
QPA9442TR13	2500 pcs on 13" reel (standard)
QPA9442EVB-01	1.8-2.2GHz Tuned Evaluation Board
QPA9442EVB-02	2.5-2.7GHz Tuned Evaluation Board
QPA9442EVB-03	0.66-0.82GHz Tuned Evaluation Board

## Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	-65 to +150°C
RF Input Power, ON state, 1C 20MHz LTE, 8.5dB PAR, T=25 °C, 2:1 VSWR, In-band	+24 dBm
RF Input Power, OFF state, 1C 20MHz LTE, 8.5dB PAR, T=25 °C, 2:1 VSWR, In-band	+24 dBm
Device Voltage (V <sub>CC</sub> )	+6 V

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability.

## Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.75	+5	+5.25	V
T <sub>CASE</sub>	-40		+115	°C
T <sub>j</sub> for >10 <sup>6</sup> hours MTTF			+218	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions. Operating the part above the maximum recommended T<sub>case</sub> may degrade performance.



## Electrical Specifications – 1.8 - 2.2 GHz Reference Design

Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Units
Operational Frequency Range		1800		2200	MHz
Gain	At 1840MHz	14.2	15.5		dB
	At 2140MHz	14.0	15.3		dB
	At 1840MHz at +115°C	13.2			dB
	At 2140MHz at +115°C	13.0			dB
Gain Flatness <sup>(2)</sup>	F <sub>c</sub> ± 100MHz		±0.25		dB
Input Return Loss			12		dB
Output Return Loss			15		dB
Output P1dB	At 1840MHz	27.7	28.4		dBm
	At 2140MHz	28.7	29.9		dBm
	At 1840MHz at +115°C	27			dBm
	At 2140MHz at +115°C	28			dBm
Output IP3	P <sub>out</sub> =+10dBm/tone, Δf=1MHz, at 1840MHz	41.4	43.7		dBm
	P <sub>out</sub> =+10dBm/tone, Δf=1MHz, at 2140MHz	40.0	43.7		dBm
ACPR	20MHz LTE TM1.1, PAR 8.5dB, P <sub>out</sub> = +17dBm		-55		dBc
Noise Figure <sup>(3)</sup>	Over frequency and process		5.7		dB
	Over frequency and process at -40°C			5.5	dB
	Over frequency and process at +115°C			7.8	dB
Power dissipation	P <sub>out</sub> = +10dBm, CW		1.15	1.4	W
Device Current, OFF	V <sub>PD</sub> = 0 V			2	mA
V <sub>PD</sub> , Logic Low		0		0.63	V
V <sub>PD</sub> , Logic High		1.17		V <sub>CC</sub>	V
Device ON or OFF Timing			0.26	1	μS
Thermal Resistance, θ <sub>jc</sub>	Junction to case		31		°C/W

**Notes:**

1. Test conditions unless otherwise noted: V<sub>CC</sub> = V<sub>BIAS</sub> = +5.0 V, V<sub>PD</sub> = +1.8 V, I<sub>CQ</sub> = 235 mA, Temp = +25 °C, matched reference circuit.
2. Gain flatness is dependent on external matching circuit.
3. Minimum or maximum specification listed is guaranteed by design. Not tested in production.

Evaluation Board, 1800 – 2200 MHz Reference Design



Notes:

- 1. Components shown on the PCB layout but not on the schematic are not used.

Bill of Material, 1800 – 2200 MHz

Reference Des.	Value	Description	Manuf.	Part Number
n/a	n/a	Printed Circuit Board	Qorvo	
U1	n/a	1 W High Linearity Amplifier	Qorvo	QPA9442
C5, C16	1.3 pF	CAP, 0402, ±0.1pF, 50V, HI-Q	Various	
C1	2.7 pF	CAP, 0402, ±0.1pF, 50V, HI-Q	Various	
C6	3 pF	CAP, 0402, ±0.1pF, 50V, HI-Q	Various	
C2, C14	22 pF	CAP, 0402, 5%, 50V, HI-Q	Various	
C3, C9, C10	220 pF	CAP, 0402, 5%, 50V, C0G	Various	
C4, C13	1 µF	CAP, 0402, 10%, 10V, X7S	Various	
C12	10 µF	CAP, 1206, 10%, 25V, X7R	Various	
L3	3.9 nH	IND, 0402, ±0.1nH, W/W	Murata	LQW15AN4N3B00D
L4	12 nH	IND, 0402, 2%, W/W	Murata	LQW15AN12NG00D
L1	5.6 nH	IND, 0805, 5%, W/W	Coilcraft	0805CS-050XJLB
R2	3.9 Ω	RES, 0402, 5%, 1/16W	Various	
R3, R4	0 Ω	RES, 0402, 1/10W	Various	
C11	DNP	n/a	n/a	

Logic Table

Parameter, V <sub>PD</sub>	High	Low
Device State	ON	OFF

## Typical Performance, 1800 – 2200 MHz Reference Design







Parameter	Conditions	Typical Value			Units
Frequency		1800	2000	2200	MHz
Gain		15.6	15.6	15.1	dB
Input Return Loss		8.9	12.7	9.5	dB
Output Return Loss		14.5	14.3	22.5	dB
Output P1dB		28.6	29.3	30.4	dB
Output P3dB		30.5	31.3	31.6	dBm
Output IP3	P <sub>out</sub> = +10dBm/tone, Δf = 1MHz	44.8	44.5	45.8	dBm
ACPR	P <sub>out</sub> =+17 dBm, 1C LTE, 20MHz, 8.5dB PAR	-58.8	-63.0	-58.2	dBc
Noise Figure		5.9	5.7	5.9	dB
Device Current	V <sub>CC</sub> and V <sub>BIAS</sub> combined	235			mA

**Notes:**

1. Test Conditions unless otherwise noted: V<sub>CC</sub> = V<sub>BIAS</sub> = +5.0V, V<sub>PD</sub> = +1.8V, I<sub>CQ</sub> = 235 mA, Temp = +25 °C, 50 Ω system.







Performance Plots – 1800-2200 MHz Reference Design

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25^\circ C$ ,  $50\ \Omega$  system.









Performance Plots – 1800-2200 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ , Temp = +25 °C, 50 Ω system.









Performance Plots – 1800-2200 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ , Temp = +25 °C, 50 Ω system.





Performance Plots – 1800-2200 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ , Temp = +25 °C, 50 Ω system.





Evaluation Board, 2500 – 2700 MHz Reference Design



Notes:

- 1. Components shown on the PCB layout but not on the schematic are not used.

Bill of Material, 2500 – 2700 MHz

Reference Des.	Value	Description	Manuf.	Part Number
n/a	n/a	Printed Circuit Board	Qorvo	
U1	n/a	1 W High Linearity Amplifier	Qorvo	QPA9442
C5	0.8 pF	CAP, 0402, ±0.05pF, 50V, HI-Q,	Various	
C6	1.5 pF	CAP, 0402, ±0.1pF, 50V, HI-Q	Various	
C2	22 pF	CAP, 0402, 5%, 50V, HI-Q	Various	
C3, C9, C10	220 pF	CAP, 0402, 5%, 50V, C0G	Various	
C4, C13	1 µF	CAP, 0402, 10%, 10V, X7S	Various	
C12	10 µF	CAP, 1206, 10%, 25V, X7R	Various	
C16	0.5 pF	CAP, 0402, ±0.05pF, 50V, HI-Q,	Various	
L3, L4	0.4 pF	CAP, 0402, ±0.1pF, 50V, HI-Q	Various	
L1	5.6 nH	IND, 0805, 5%, W/W	Coilcraft	0805CS-050XJLB
R2	2.2 Ω	RES, 0402, 5%, 1/16W	Various	
R3, R4, C1, C14	0 Ω	RES, 0402, 1/10W	Various	
C11	DNP	n/a	n/a	

Logic Table

Parameter, V <sub>PD</sub>	High	Low
Device State	ON	OFF

## Typical Performance, 2500 – 2700 MHz Reference Design







Parameter	Conditions	Typical Value			Units
		2500	2600	2700	
Frequency		2500	2600	2700	MHz
Gain		15.7	16.2	16.0	dB
Input Return Loss		9.8	15.9	12.2	dB
Output Return Loss		11.3	13.1	16.8	dB
Output P1dB		30.1	29.8	29.8	dB
Output P3dB		31.7	31.1	30.7	dBm
Output IP3	P <sub>out</sub> = +10dBm/tone, Δf = 1MHz	45.6	44.7	44.9	dBm
ACPR	P <sub>out</sub> =+17 dBm, 1C LTE, 20MHz, 8.5dB PAR	-57.2	-57.7	-58.6	dBc
Noise Figure		4.6	4.5	4.6	dB
Device Current	V <sub>CC</sub> and V <sub>BIAS</sub> combined	235			mA

**Notes:**

1. Test Conditions unless otherwise noted: V<sub>CC</sub> = V<sub>BIAS</sub> = +5.0V, V<sub>PD</sub> = +1.8V, I<sub>CQ</sub> = 235 mA, Temp = +25 °C, 50 Ω system.







Performance Plots – 2500-2700 MHz Reference Design

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25\text{ }^{\circ}\text{C}$ ,  $50\ \Omega$  system.









Performance Plots – 2500-2700 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ , Temp =  $+25\text{ }^\circ\text{C}$ ,  $50\ \Omega$  system.









Performance Plots – 2500-2700 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25\text{ }^{\circ}\text{C}$ ,  $50\text{ }\Omega$  system.





Performance Plots – 2500-2700 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ , Temp = +25 °C, 50 Ω system.



Evaluation Board, 660 – 820 MHz Reference Design



Notes:

1. Components shown on the PCB layout but not on the schematic are not used.

Bill of Material, 660 – 820 MHz

Reference Des.	Value	Description	Manuf.	Part Number
n/a	n/a	Printed Circuit Board	Qorvo	
U1	n/a	1 W High Linearity Amplifier	Qorvo	QPA9442
C5	1.3 nH	IND, 0402, +/-0.1nH, 3150mA, W/W	Various	
C6, C16	DNP	n/a	n/a	
C2, C14	22 pF	CAP, 0402, 5%, 50V, HI-Q	Various	
C3, C9, C10	220 pF	CAP, 0402, 5%, 50V, COG	Various	
C4, C13	1 μF	CAP, 0402, 10%, 10V, X7S	Various	
C12	10 μF	CAP, 1206, 10%, 25V, X7R	Various	
L4	10 pF	CAP, 0402, 1%, 50V, HI-Q	Various	
L3	5.6 pF	CAP, 0402, ±0.05pF, 200V, COG, HI-Q		
L1	18 nH	IND, 0805, 5%, W/W	Coilcraft	0805CS-050XJLB
R2	2.2 Ω	RES, 0402, 5%, 1/10W	Various	
R3, R4	0 Ω	RES, 0402, 1/10W	Various	
C11	DNP	n/a	n/a	
C1	4.3 nH	IND, 0402, ±0.1nH, W/W		

Logic Table

Parameter, V <sub>PD</sub>	High	Low
Device State	ON	OFF

## Typical Performance, 660 – 820 MHz Reference Design

Parameter	Conditions	Typical Value			Units
Frequency		660	740	820	MHz
Gain		20.6	20.9	20.6	dB
Input Return Loss		10.2	17.9	14.0	dB
Output Return Loss		13.9	14.1	17.3	dB
Output P1dB		29.5	30.0	29.7	dB
Output P3dB		31.0	31.4	30.9	dBm
Output IP3	P <sub>out</sub> = +10dBm/tone, Δf = 1MHz	37.9	37.4	37.0	dBm
ACPR	P <sub>out</sub> =+18 dBm, 1C LTE, 20MHz, 8.5dB PAR	-51.0	-52.1	-51.3	dBc
Noise Figure		5.0	5.0	5.9	dB
Device Current	V <sub>CC</sub> and V <sub>BIAS</sub> combined	235			mA







**Notes:**

1. Test Conditions unless otherwise noted: V<sub>CC</sub> = V<sub>BIAS</sub> = +5.0V, V<sub>PD</sub> = +1.8V, I<sub>CQ</sub> = 235 mA, Temp = +25 °C, 50 Ω system.









## Performance Plots – 660-820 MHz Reference Design

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25\text{ }^{\circ}C$ ,  $50\ \Omega$  system.







Performance Plots – 660-820 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25\text{ }^{\circ}C$ ,  $50\text{ }\Omega$  system.




Performance Plots – 660-820 MHz Reference Design – Continued

Test conditions unless otherwise noted:  $V_{CC} = V_{BIAS} = +5.0V$ ,  $V_{PD} = +1.8V$ ,  $I_{CQ} = 235\text{ mA}$ ,  $Temp = +25^\circ C$ ,  $50\ \Omega$  system.



Pad Configuration and Description




Top View

Pad No.	Label	Description
1, 2, 4, 5, 7, 8, 9, 10, 11, 14, 15, 17, 18, 19	GND	RF/DC ground connection.
3	RFIN	RF input. External DC block required.
6	NC	No electrical connection internally. It may be left floating or connected to ground. Land pads should be provided for PCB mounting integrity.
12, 13	RFOUT / V <sub>CC</sub>	RF output and DC supply. External choke and DC block capacitor required.
16	V <sub>BIAS</sub>	Bias circuit supply voltage.
20	V <sub>PD</sub>	PA on/off logic control.
Backside Paddle	GND	RF/DC ground connection. The back side of the package should be connected to the ground plane through as short of a connection as possible. PCB vias under the device as many as possible are recommended.


## Package Marking and Dimensions

Marking: QR Code – Contains device traceability information  
 Part No. – A9442  
 Trace Code to be assigned by sub-contractor




- Notes:
1. All dimensions are in millimeters. Angles are in degrees.
  2. The terminal #1 identifier and terminal numbering conform to SPE-000677.
  3. Contact plating: ENEPIG

## Recommended PCB Layout Pattern




- Notes:
1. All dimensions are in millimeters. Angles are in degrees.
  2. Use 1 oz. copper minimum for top and bottom layer metal.
  3. Via holes are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25 mm (0.01").
  4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.

Tape and Reel Information – Carrier and Cover Tape Dimensions




Feature	Measure	Symbol	Size (in)	Size (mm)
Cavity	Length	A0	0.169	4.30
	Width	B0	0.169	4.30
	Depth	K0	0.049	1.25
	Pitch	P1	0.315	8.00
Centerline Distance	Cavity to Perforation - Length Direction	P2	0.079	2.00
	Cavity to Perforation - Width Direction	F	0.217	5.50
Cover Tape	Width	C	0.362	9.20
Carrier Tape	Width	W	0.472	12.0




**Tape and Reel Information – Reel Dimensions**

Standard T/R size = 2,500 pieces on a 13" reel.



Feature	Measure	Symbol	Size (in)	Size (mm)
Flange	Diameter	A	12.992	330.0
	Thickness	W2	0.717	18.2
	Space Between Flange	W1	0.504	12.8
Hub	Outer Diameter	N	4.016	102.0
	Arbor Hole Diameter	C	0.512	13.0
	Key Slit Width	B	0.079	2.0
	Key Slit Diameter	D	0.787	20.0

**Tape and Reel Information – Tape Length and Label Placement**



- Notes:
1. Empty part cavities at the trailing and leading ends are sealed with cover tape. See EIA 481-1-A.
  2. Labels are placed on the flange opposite the sprockets in the carrier tape.