


## **QPC1220Q**

#### **BROADBAND HIGH LINEARITY DP4T ROUTING SWITCH**

#### **Product Overview**

The QPC1220Q is a low loss, high linearity dual-pole four-throw addressable switch with performance optimized for transfer routing applications. The QPC1220Q integrates a serial control system compatible with the RFFE standard. The select lines (SID) provide USID addressability and up to two placements of the QPC1220Q on the same design. The QPC1220Q runs off a single VIO voltage supply and is packaged in a 16 pin compact 2.0mm x 2.0mm x 0.52mm size device. This offers designers a compact, easy-to-use, switch component for quick integration into multimode, multi-band systems.

#### **Functional Block Diagram**





16 Pin 2.0 x 2.0 X 0.52 mm<sup>3</sup> Module

#### **Key Features**

- Qualified to AEC-Q100 Grade 2
- Excellent Insertion Loss and Isolation performance
- High Linearity
- RFFE 2.1 Control Interface
- Broadband Performance Suitable for Multiple Air Interfaces including 5G applications, usable up to 6GHz
- Slave ID for Multiple Placements on the Same Board
- Very Low Current Consumption
- DC blocking capacitors not required in typical applications
- Single VIO supply

## **Applications**

- Automotive Telematics
- Cellular Band Applications
- 5G routing
- · Multi-Mode GSM, CDMA, WCDMA, and LTE Applications

#### **Ordering Information**

Part Number	Description
QPC1220QDK	Design Kit
QPC1220QSB	Sample Bag with 5 pcs
QPC1220QSR	Sample Reel with 100 pcs
QPC1220QTR13	10,000 piece 13" Reel



# **Absolute Maximum Ratings**

Parameter	Conditions	Rating
Storage Temperature		-40 to +125 °C
V <sub>IO</sub> , SDATA, SCLK, & SID		2.15 V
	Momentary Infrequent Occurence, 1:1 VSWR, 50% DC, +105°C	+37.0 dBm
Maximum Innut Davier	CW Power, 1:1 VSWR, 100%DC, +25°C, Continuous Operation	+37.0 dBm
Maximum Input Power	CW Power, 1:1 VSWR, 50% DC, +105°C, Continuous Operation	+34.5 dBm
	CW Power, 1:1 VSWR, 100%DC, +105°C, Continuous Operation	+32.5 dBm
Hot-Switching Input Power	CW Power, 1:1 VSWR, 50% DC, -40 to +105C, 100uS Dwell time	+34.0 dBm

Operation of this device outside the parameter ranges given above may cause permanent damage.

# **Recommended Operating Conditions**

Parameter	Min.	Тур.	Max.	Units
Operating Ambient Temperature <sup>1</sup>	-40	25	+105	°C
V <sub>IO</sub> Interface Supply Voltage High	1.65	1.8	1.95	V
V <sub>IO</sub> Interface Supply Voltage Low	0	0	0.45	V
V <sub>IO</sub> current		36	60	uA
V <sub>IO</sub> current, LPM		4.3	10	uA
SDATA, SCLK – Voltage High	0.8 x V <sub>IO</sub>	1.8	Vio	V
SDATA, SCLK – Voltage Low	0.00	0.00	0.2 x V <sub>IO</sub>	V
Switching Time Switch RF path from 10% to 90%		5.1	6.5	μs

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

<sup>&</sup>lt;sup>1</sup>Case temperature allows 10°C max rise over Ambient.



# **Electrical Specifications**(1)

Test conditions unless otherwise stated: all unused RF ports terminated in  $50\Omega$ , Input and Output =  $50\Omega$ , T =  $25^{\circ}$ C, V<sub>IO</sub>/SDATA/SCLK/SID = 1.8 V / 0 V


PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Insertion Loss					
RFOUT1/2-RFIN1/2/3/4	617 MHz to 960 MHz		0.4	0.75	dB
RFOUT1/2-RFIN1/2/3/4	1427 MHz to 2200 MHz		0.5	0.85	dB
RFOUT1/2-RFIN1/2/3/4	2300 MHz to 2690 MHz		0.5	0.95	dB
RFOUT1/2-RFIN1/2/3/4	3300 MHz to 4200 MHz		0.75		dB
RFOUT1/2-RFIN1/4*	*(UHB matching circuit)		0.75		dB
RFOUT1/2-RFIN1/2/3/4	4400 MHz to 5000 MHz		1.2		dB
RFOUT1/2-RFIN1/4*	*(UHB matching circuit)		0.85		dB
RFOUT1/2-RFIN1/2/3/4	5100 MHz to 6000 MHz		1.65		dB
RFOUT1/2-RFIN1/4*	*(UHB matching circuit)		1.05		dB
PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Isolation					
	617 MHz to 960 MHz	29	43		dB
Active RFIN1/2/3/4 to RFOUT1,	1427 MHz to 2200 MHz	26	36.5		dB
measure RFIN1/2/3/4 to RFOUT2	2300 MHz to 2690 MHz	22	34		dB
Active RFIN1/2/3/4 to RFOUT2,	3300 MHz to 4200 MHz		31.5		dB
measure RFIN1/2/3/4 to RFOUT1	4400 MHz to 5000 MHz		31		dB
	5100 MHz to 6000 MHz		29		dB
PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Harmonics					
2 <sup>nd</sup> Harmonic	Freq = 699-787, 814-915MHz; P <sub>IN</sub> = 36dBm;		-67.5	-54	dBm
3 <sup>rd</sup> Harmonic	Test Freq = 824MHz @ 35dBm		-48.5	-41	dBm
2 <sup>nd</sup> Harmonic	Freq = 1710-1980MHz; P <sub>IN</sub> = 33dBm;		-59	-51	dBm
3 <sup>rd</sup> Harmonic	Test Freq = 1910MHz @ 33dBm		-59.5	-41	dBm
2 <sup>nd</sup> Harmonic	Freq = $2300-2690$ MHz; $P_{IN} = 26$ dBm;		-71	-51	dBm
3 <sup>rd</sup> Harmonic	Test Freq = 2500MHz @ 26dBm		-81.5		dBm
PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
IMD2					
	f1=20dBm f2=-15dBm: f1=1950MHz f2=4090MHz		-112		dBm
IMD3					
	f1=20dBm f2=-15dBm: f1=1950MHz f2=1760MHz		-114.5		dBm



PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
VSWR					
	617 MHz to 960 MHz		1.15		:1
	1427 MHz to 2200 MHz		1.2		:1
	2300 MHz to 2690 MHz		1.25		:1
	3300 MHz to 4200 MHz		1.55		:1
Input/Output VSWR	*(UHB matching circuit)		1.25		:1
	4400 MHz to 5000 MHz		2.1		:1
	*(UHB matching circuit)		1.25		:1
	5100 MHz to 6000 MHz		2.55		:1
	*(UHB matching circuit)		1.3		:1

<sup>&</sup>lt;sup>1</sup> Recommended EVB schematic/ layout /PCB /BOM should be followed in order to achieve specified performance.

# **Pin Configuration and Description**



**TOP VIEW** 

#### **Pin-out Description**


PIN	LABEL	DESCRIPTION
1	RFIN1	RF I/O
2	GND	Ground
3	RFOUT1	RF I/O
4	GND	Ground
5	USID	USID configurable Address input
6	VIO	RFFE Power Supply
7	SCLK	RFFE Clock Signal
8	SDATA	RFFE Data Signal
9	N/C	N/C. (Can be grounded.)
10	GND	Ground
11	RFOUT2	RF I/O
12	GND	Ground
13	RFIN4	RF I/O
14	RFIN3	RF I/O
15	GND	Ground
16	RFIN2	RF I/O
GND PAD	GND PAD	Ground

#### **Evaluation Board PCB Information**

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	O.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	R04003	8.00mil	3.66	
5	Signal Layer 1	Copper	1.40mil		
6	Dielectric 3	FR-4	42.00mil	4.26	
7	Signal Layer 2	Copper	1.40mil		
8	Dielectric 2	FR-4	8.00mil	4.26	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	O. 40mil	3.5	
11	Bottom Overlay				

TOTAL THICKNESS: 062+/- 10%

#### **Evaluation Board**



#### **Additional Application Notes:**

DC blocking caps are typically not required. If external voltage is applied to RF pins then an external DC block should be added in series.

Bypass capacitors should be placed as close to the DUT as possible. The bypass caps should be less than 0.3 inches away from edge of DUT. VIO requires a bypass cap.

Mulitple 6 to 8 mil diameter drilled vias are to be placed under the DUT in the GND pad, recommend at least 5 vias. The vias serve to dissipate heat as well as provide an RF common ground.

Unused RF pins should be terminated in 50 ohms.



# **Evaluation Board BOM**

Item No	Material#	Rev	Qty	Ref Des	Description
130	291026	Α	1		PCB, QPC1220Q
110	287325	Α	2	C1,C2	CAP, 0.01uF, 10%, 16V, X7R, 0201
20	21253		3	R1, R2, R3	RES, 0 OHM, 5%, 1/20W, 0201
50	262452		6	J1, J2, J3, J4, J5, J6	CONN, SMA, EL MINI FLT 0.068" SPE-000303
40	274947	Α	1	P1	CONN, HDR, SHRD, RT-ANG, 2x4, 0.100"
60	4XXX1		2	C3, C4	NOT POPULATED ITEM-1



# **Application for Ultra High Band(UHB) Operation**


In order to improve performance from 3 to 6GHz, a matching circuit can be implemented.


Test results indicate the lowest IL path is RFIN1 to RFOUT2.

The lowest IL paths for antenna swapping are RFIN1 or RFIN4 for UHB operation.

Recommend high-Q SMDs in 01005 or 0201 package size.

Unused RF ports should be terminated in 50 ohms.







# **Register Configuration**

# ${\bf Register~0x0000-Output\_Cross\_CTRL}$

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/WM
7:1	SPARE	Reserved for future use	0x00	No	0	R/WM
		Enable DPDT output Switch to cross mode,				
0	Output_Cross	0x0: DPDT Direct operating mode	0x0	No	0	R/WM
		0x1: DPDT output cross operating mode				
		Note 1: See Truth Table for example of operation				
		Note 2: Use Trigger[0] along with Triggers[1] and/or [2]				

#### Register 0x0001 — SW\_CTRL

Bit(s)	Field Name	Description		Reset	B/G	Trig	R/WM
7:6	SPARE	Reserved for future use	0x0	No	0	R/WM	
		Indicate switch connect seque	ence from bit0 to bit 3				
		00: one port connect to output1,o	uput2 isolation				
5:4	SW_Connect_Ind[1:0]	01: Lower bit in bit0 to bit3 conne	ect to output1	0x0	No	0	R/WM
		10: Higher bit in bit0 to bit3 conn	ect to output1				
		11: one port connect to output2,ouput1 isolation					
	January Call 2:01	Input Ports S	elect	_			
		Enables DP4T input Port. Each bit is a dedicated input port.	0000: Isolation				
3:0		Bit0 <->input1	0001: Input 1 Select	0x0	No	0	R/WM
3.0	Input_Sel[3:0]	Bit1 <->input2	0010: Input 2 Select	UXU		U	IX/ VVIVI
		Bit2 <->input3	0100: Input 3 Select				
		Bit3 <->input4	1000: Input 4 Select				
		Note 1: See Truth Table for exam Note 2: Use Trigger[0] along with					

# Register 0x001A — RFFE\_STATUS

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		Setting this bit initiates a software reset				
7	UDR_RST	Note: On software reset, this register and all User Defined registers (UDRs) are reset. This bit reads as 0.	0	No	No	W
6	CMD_FR_P_ERR	Command Frame received with a parity error	0	No	No	R/W
5	CMD_LEN_ERR	Command Sequence received with an incorrect length	0	No	No	R/W
4	ADDR_FR_P_ERR	Address Frame received with a parity error	0	No	No	R/W
3	DATA_FR_P_ERR	Data Frame received with a parity error	0	No	No	R/W
2	RD_INVLD_ADDR	Read Command Sequence received with an invalid address	0	No	No	R/W
1	WR_INVLD_ADDR	Write Command Sequence received with an invalid address	0	No	No	R/W
0	BID_GID_ERR	Read Command Sequence received with a BSID or GSID	0	No	No	R/W
		Note: Reading this register resets this register.				

#### Register 0x001B — GSID

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:4	GSID0[3:0]	Group Slave ID0	0x0	No	No	R/W
3:0	GSID1[3:0]	Group Slave ID1	0x0	No	No	R/W

# $\textbf{Register 0x001C} - \textbf{PM\_TRIG}$

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		0: Normal Operation				
7	PWR_MODE[1]	1: Low Power - Antenna in isolation	1	B/G	No	R/W
	DWD MODEIOL	0: ACTIVE				
6		1: STARTUP - Reset all registers to default settings	0	D/C	No	D/M
б	PWR_MODE[0]	Note: Setting PWR_MODE to STARTUP is identical to a hardware reset initiated by the VIO signal.	0	B/G	NO	R/W
		Setting bit TriggerMask[N] disables Trigger[N]				
		TriggerMask[N] updates before Trigger[N] is processed				
5:3	TriggerMask[2:0]	Note: When Trigger[N] is disabled, writing to a register associated with Trigger[N] sends data directly to that register.  If a register is associated with multiple triggers, then all associated triggers must be disabled to allow direct writes to the associated register.	0b000	No	No	R/W
		Setting bit Trigger[N] loads Trigger[N]'s associated registers				
2:0	Trigger[2:0]	Note 1: When Trigger[N] is enabled, writing to a register associated with Trigger[N] sends data to that register's shadow. Setting the Trigger[N] bit loads data from shadow. All triggers are processed immediately and simultaneously and then cleared. Trigger[0], [1], and [2] will always read as 0.  Note 2: Use Trigger[0] along with Triggers[1] and/or [2]	0b000	B/G	No	W

#### Register 0x001D — PRODUCT\_ID

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		Lower eight bits of Product Number				
7:0	PROD_ID[7:0]	Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.	0x1E	No	No	R

Reset

B/G

Trig

R/W

#### Register 0x001E — MANUFACTURER\_ID

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:0	MFG_ID[7:0]	Lower eight bits of MIPI Manufacturer ID  Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.	0xC6	No	No	R

#### $\textbf{Register 0x001F} - \textbf{MAN\_USID}$

		_				
Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		Upper four bits of MIPI Manufacturer ID				
7:4	MFG_ID[11:8]	Note: This is a read-only register. However, as part of the special programming sequence for writing USID, a write command sequence is performed on this register, but does not update it. See MIPI 6.6.2 for details.	0x3	No	No	R
		Programmable Unique Slave ID				
		The default value at reset is selected via pin SID0.				
3:0	USID[3:0]	SID0         USID           0         0x6           1         0x7	0x6	No	No	R/W
		Note: USID is only writeable using a special programming sequence. See MIPI 6.6.2 for details.				

### ${\bf Register~0x0020-EXT\_PRODUCT\_ID}$

Description

Upper eight bits of Product Number

**Field Name** 

Bit(s)

7:0	PROD_ID[15:8]	Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.	0x00	No	No	R
Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:6	MAJOR_REV[1:0]	Major Revisions - all layer	0b00	No	No	R
5:4	MINOR_REV[1:0]	Minor Revisions - metal only	0b00	No	No	R
3:0	MISC_REV[3:0]	Misc Revisions - mask variants	0b0001	No	No	R
		Note: The REVISION_ID register contains this product's revision number which is set by Qorvo according to manufacture date. The value may change throughout the product life cycle.				



#### Register 0x0022 — GSID0-1

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:4	GSID0[3:0]	Group Slave ID0	0x0	No	No	R/W
3:0	GSID1[3:0]	Group Slave ID1	0x0	No	No	R/W

#### Register 0x0023 — UDR\_RST

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7	UDR_RST	Setting this bit initiates a software reset  Note: On software reset, this register and all User Defined registers (UDRs) are reset. This bit will always read as 0.	0	B/G	No	W
6:0	RESERVED		0x00	No	No	R

#### Register 0x0024 — ERR\_SUM

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7	SPARE	Reserved for future use	0	No	No	R/W
6	CMD_FR_P_ERR	Command Frame received with a parity error	0	No	No	R/W
5	CMD_LEN_ERR	Command Sequence received with an incorrect length	0	No	No	R/W
4	ADDR_FR_P_ERR	Address Frame received with a parity error	0	No	No	R/W
3	DATA_FR_P_ERR	Data Frame received with a parity error	No	No	R/W	
2	RD_INVLD_ADDR	Read Command Sequence received with an invalid address	0	No	No	R/W
1	WR_INVLD_ADDR	Write Command Sequence received with an invalid address	0	No	No	R/W
0	BID_GID_ERR	Read Command Sequence received with a BSID or GSID	0	No	No	R/W
		Note: Reading this register resets this register.				

#### Register 0x002C — TEST\_PATT

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:0	TEST_PATT[7:0]	Test Pattern	0xD2	No	No	R

#### Register 0x002D — EXT\_TRIG\_MASK



Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		Setting bit TriggerMask[N] disables Trigger[N]				
		If using an Extended Write to update both TriggerMask and Trigger, than TriggerMask[N] updates before Trigger[N] is processed				
7:0	TriggerMask[10:3]	Note: When Trigger[N] is disabled, writing to a register associated with Trigger[N] sends data directly to that register.  If a register is associated with multiple triggers, then all associated triggers must be disabled to allow direct writes to the associated register.	0x00	No	No	R/W

#### Register 0x002E — EXT\_TRIG

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
		Setting bit Trigger[N] loads Trigger[N]'s associated registers				
7:0	Trigger[10:3]	Note: When Trigger[N] is enabled, writing to a register associated with Trigger[N] sends data to that register's shadow. Setting the Trigger[N] bit loads data from shadow. All triggers are processed immediately and simultaneously and then cleared. Trigger[10 - 3] will always read as 0.	0x00	B/G	No	W



#### **Truth Table**

Reg_00			Reg	<u>_</u> 01			RFOUT1	RFOUT2
0	5	4	3	2	1	0	KFOUTT	KFUU12
0	0	0	0	0	0	0	Isolation	Isolation
0	0	0	0	0	0	1	RFIN1	Isolation
0	0	0	0	0	1	0	RFIN2	Isolation
0	0	0	0	1	0	0	RFIN3	Isolation
0	0	0	1	0	0	0	RFIN4	Isolation
0	0	1	0	0	1	1	RFIN1	RFIN2
0	0	1	0	1	0	1	RFIN1	RFIN3
0	0	1	0	1	1	0	RFIN2	RFIN3
0	0	1	1	0	0	1	RFIN1	RFIN4
0	0	1	1	0	1	0	RFIN2	RFIN4
0	0	1	1	1	0	0	RFIN3	RFIN4
0	1	0	0	0	1	1	RFIN2	RFIN1
0	1	0	0	1	0	1	RFIN3	RFIN1
0	1	0	0	1	1	0	RFIN3	RFIN2
0	1	0	1	0	0	1	RFIN4	RFIN1
0	1	0	1	0	1	0	RFIN4	RFIN2
0	1	0	1	1	0	0	RFIN4	RFIN3
0	1	1	0	0	0	1	Isolation	RFIN1
0	1	1	0	0	1	0	Isolation	RFIN2
0	1	1	0	1	0	0	Isolation	RFIN3
0	1	1	1	0	0	0	Isolation	RFIN4

Reg_00	Reg_01					RFOUT1	RFOUT2	
0	5	4	3	2	1	0	KFOUTT	KFUU12
1	0	0	0	0	0	0	Isolation	Isolation
1	0	0	0	0	0	1	Isolation	RFIN1
1	0	0	0	0	1	0	Isolation	RFIN2
1	0	0	0	1	0	0	Isolation	RFIN3
1	0	0	1	0	0	0	Isolation	RFIN4
1	0	1	0	0	1	1	RFIN2	RFIN1
1	0	1	0	1	0	1	RFIN3	RFIN1
1	0	1	0	1	1	0	RFIN3	RFIN2
1	0	1	1	0	0	1	RFIN4	RFIN1
1	0	1	1	0	1	0	RFIN4	RFIN2
1	0	1	1	1	0	0	RFIN4	RFIN3
1	1	0	0	0	1	1	RFIN1	RFIN2
1	1	0	0	1	0	1	RFIN1	RFIN3
1	1	0	0	1	1	0	RFIN2	RFIN3
1	1	0	1	0	0	1	RFIN1	RFIN4
1	1	0	1	0	1	0	RFIN2	RFIN4
1	1	0	1	1	0	0	RFIN3	RFIN4
1	1	1	0	0	0	1	RFIN1	Isolation
1	1	1	0	0	1	0	RFIN2	Isolation
1	1	1	0	1	0	0	RFIN3	Isolation
1	1	1	1	0	0	0	RFIN4	Isolation

#### **Power On and Off Sequence**

It is very important that the user adheres to the correct timing sequences in order to avoid damaging the device. Figures are NOT drawn to scale.

 Once VIO is powered down to 0V, wait a minimum of 10 μs to reapply power to VIO. (see Figure: Digital Supply Detail)




Figure: Digital Supply Detail

- VIO must be applied for a minimum of 120 ns before sending SDATA/SCLK to ensure correct data transmission. (see Figure: RF Power-Up Detail)
- 3. VIO must be applied for a minimum of 15 μs before applying RF power. (see Figure: Digital Signal / RF Power-On Detail)
- Wait a minimum of 6.5 μs after RFFE bus is idle to apply an RF signal. (see Figure: RF Power-Up Detail)




Figure: Digital Signal / RF Power-On Detail

5. RF power must not be applied during switching events. To ensure this, remove RF power before completing a register write that will change the switch mode. (see Figure: Switch Event Timing)




Figure: Switch Event Timing

 If "Low Power Mode" is utilized, there must be a delay of 10 μs before exiting "Low Power Mode". (see Figure: Low-Power Mode Exit Timimg)






Figure: Low-Power Mode Exit Timing





# **Mechanical Drawing**





# **Tape and Reel Information**






Feature	Measure	Symbol	Size (mm)
Flange	Diameter	D1	330.0
	Thickness	W2	18.2
	Space Between Flange	W1	12.8
Hub	Outer Diameter	D2	102.0
	Arbor Hole Diameter	D3	13.0
	Key Slit Width	В	2.0
	Key Slit Diameter	D4	20.2

Feature	Measure	Symbol	Size (mm)
Cavity	Length	Ao	2.2
	Width	Во	2.2
	Depth	Ко	0.95
	Pitch	P1	4
Centerline Distance	Cavity to Perforation (Length)	P2	2.0
	Cavity to Perforation (Width)	Р3	5.5
Cover Tape	Width		9.2
Carrier Tape	Width	W	12


(Unless otherwise specified, all dimension tolerances per EIA-481)

#### **Part on Reel Orientation**





# **Marking Diagram**




Trace Code to be assigned by SubCon



#### **Handling Precautions**

Parameter	Rating	Standard	
ESD – Human Body Model (HBM)	Class 2	ANSI/ESD/JEDEC JS-001	
ESD – Charged Device Model (CDM)	Class C3	ANSI/ESD/JEDEC JS-002	
MSL – Moisture Sensitivity Level	MSL3	IPC/JEDEC J-STD-020	



#### **Solderability**

Compatible with both lead-free (260 °C max. reflow temperature) and tin/lead (245 °C max. reflow temperature) soldering processes. Package lead plating: Electrolytic plated Au over Ni

#### **RoHS Compliance**

This part is compliant with the 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment), as amended by Directive 2015/863/EU.

This product also has the following attributes:

- Lead free
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- SVHC Free
- PFOS Free