

QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT

IDTQS3861

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- · Zero propagation delay, zero ground bounce
- · Undershoot clamp diodes on all switch and control inputs
- Available in QSOP and TSSOP packages

APPLICATIONS:


- · Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power Conservation
- · Capacitance reduction and isloation
- Bus Isolation
- Clock Gating

DESCRIPTION:

The QS3861 provides a set of ten high-speed CMOS TTL-compatible bus switches. The low ON resistance (5Ω) of the QS3861 allows inputs to be connected without adding propagation delay and without generating additional ground bounce noise. The Bus Enable $(\overline{\mbox{BE}})$ signal turns the switches on.

The QS3861 is characterized for operation at -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2013

DSC-5767/6

PIN CONFIGURATION



QSOP/TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|----------------------|--------------------------------------|-------------|------|
| VTERM ⁽²⁾ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM ⁽³⁾ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM ⁽³⁾ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width ≤20ns) | -3 | V |
| lout | DC Output Current | 120 | mA |
| Рмах | Maximum Power Dissipation | 0.5 | W |
| Tstg | Storage Temperature | -65 to +150 | °C |

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc .

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V, VOUT = 0V)

| Pins | Тур. | Max. ⁽¹⁾ | Unit |
|-----------------------------------|------|---------------------|------|
| Control Inputs | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|-------------------|
| A0 - A9 | Bus A |
| B0 - B9 | Bus B |
| ΒĒ | Bus Switch Enable |

FUNCTION TABLE(1)

| BE | A0 - A9 | Function |
|----|---------|------------|
| Н | Z | Disconnect |
| L | B0 - B9 | Connect |

NOTF:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, Vcc = $5V \pm 5\%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------|--|--|------|---------------------|------|------|
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | 2 | _ | _ | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Pins | _ | _ | 0.8 | V |
| lin | Input Leakage Current (Control Inputs) | $0V \le VIN \le VCC$ | - | ±0.01 | ±1 | μΑ |
| loz | Off-State Current (Hi-Z) | 0V ≤ Vouт ≤ Vcc, Switches OFF | _ | ±0.01 | ±1 | μΑ |
| Ron | Switch ON Resistance | Vcc = Min., VIN = 0V, ION = 30mA | | 5 | 7 | Ω |
| | | Vcc = Min., Vin = 2.4V, Ion = 15mA | _ | 10 | 15 | |
| VP | Pass Voltage ⁽²⁾ | $V_{IN} = V_{CC} = 5V$, $I_{OUT} = -5\mu A$ | 3.7 | 4 | 4.2 | V |

NOTES:

- 1. Typical values are at Vcc = 5V and TA = 25°C.
- 2. Pass voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | Typ. ⁽²⁾ | Max. | Unit |
|--------|---|--|---------------------|------|--------|
| Iccq | Quiescent Power Supply Current | Vcc = Max., Vin = GND or Vcc, f = 0 | 0.2 | 3 | μΑ |
| Δlcc | Power Supply Current per Input HIGH(3) | Vcc = Max., Vin = 3.4V, f = 0 | | 2.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ⁽⁴⁾ | Vcc = Max., A and B Pins Open, BE Input Toggling @ 50% Duty Cycle | | 0.25 | mA/MHz |

NOTES:

- 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- 2. Typical values are at Vcc = 5V and TA = 25°C.
- 3. Per TTL-driven input ($V_{IN} = 3.4V$, control inputs only). A and B pins do not contribute to Δlcc .
- 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

 $T_A = -40$ °C to +85°C, $V_{CC} = 5V \pm 5\%$

CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.

| Symbol | Parameter | Min. ⁽¹⁾ | Тур. | Max. | Unit |
|--------|---------------------------------------|---------------------|------|---------------------|------|
| tPLH | Data Propagation Delay ⁽²⁾ | _ | _ | 0.25 ⁽³⁾ | ns |
| tphL | A to B, B to A | | | | |
| tPZL | Switch Turn-On Delay | 1.5 | _ | 6.5 | ns |
| tpzh | BE to A or B | | | | |
| tPLZ | Switch Turn-Off Delay ⁽²⁾ | 1.5 | _ | 5.5 | ns |
| tPHZ | BE to A or B | | | | |

NOTES:

- 1. Minimums are guaranteed but not production tested.
- 2. This parameter is guaranteed but not production tested.
- 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns at CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION

